summaryrefslogtreecommitdiffstats
path: root/resources/libreboot/patch/kgpe-d16/0108-cpu-amd-model_10xxx-Set-up-cache-controls-on-Family-.patch
diff options
context:
space:
mode:
authorFrancis Rowe <info@gluglug.org.uk>2015-10-18 19:12:53 (EDT)
committer Francis Rowe <info@gluglug.org.uk>2015-10-18 21:32:36 (EDT)
commit0622df6194dbb1b2120743c0fd1cc5e72c380128 (patch)
tree4c858b8c5667fe001a9907ae0578b4ec28a8f513 /resources/libreboot/patch/kgpe-d16/0108-cpu-amd-model_10xxx-Set-up-cache-controls-on-Family-.patch
parent5999dba5f71f1c05040a551d2420ab8c7f3a9da4 (diff)
downloadlibreboot-0622df6194dbb1b2120743c0fd1cc5e72c380128.zip
libreboot-0622df6194dbb1b2120743c0fd1cc5e72c380128.tar.gz
libreboot-0622df6194dbb1b2120743c0fd1cc5e72c380128.tar.bz2
KGPE-D16: update patch set (also update coreboot and vboot)
Also contains other fixes from coreboot, like: * 551cff0 Derive lvds_dual_channel from EDID timings. ^ makes single/dual channel LVDS selection on GM45 automatic * 26fc544 lenovo/t60: Enable native intel gfx init. ^ was being maintained in libreboot, now upstreamed so not needed Framebuffer mode was disabled for the KGPE-D16, because only text-mode works at the moment.
Diffstat (limited to 'resources/libreboot/patch/kgpe-d16/0108-cpu-amd-model_10xxx-Set-up-cache-controls-on-Family-.patch')
-rw-r--r--resources/libreboot/patch/kgpe-d16/0108-cpu-amd-model_10xxx-Set-up-cache-controls-on-Family-.patch41
1 files changed, 0 insertions, 41 deletions
diff --git a/resources/libreboot/patch/kgpe-d16/0108-cpu-amd-model_10xxx-Set-up-cache-controls-on-Family-.patch b/resources/libreboot/patch/kgpe-d16/0108-cpu-amd-model_10xxx-Set-up-cache-controls-on-Family-.patch
deleted file mode 100644
index 7720666..0000000
--- a/resources/libreboot/patch/kgpe-d16/0108-cpu-amd-model_10xxx-Set-up-cache-controls-on-Family-.patch
+++ /dev/null
@@ -1,41 +0,0 @@
-From 6b299238948c1cdde372472e3854a79eb6233564 Mon Sep 17 00:00:00 2001
-From: Timothy Pearson <kb9vqf@pearsoncomputing.net>
-Date: Sat, 8 Aug 2015 20:31:03 -0500
-Subject: [PATCH 108/146] cpu/amd/model_10xxx: Set up cache controls on Family
- 15h to improve performance
-
----
- src/cpu/amd/model_10xxx/defaults.h | 10 ++++++++--
- 1 file changed, 8 insertions(+), 2 deletions(-)
-
-diff --git a/src/cpu/amd/model_10xxx/defaults.h b/src/cpu/amd/model_10xxx/defaults.h
-index 5ab4335..ce25b25 100644
---- a/src/cpu/amd/model_10xxx/defaults.h
-+++ b/src/cpu/amd/model_10xxx/defaults.h
-@@ -139,8 +139,9 @@ static const struct {
- 0x00000000, 1 << (42-32)}, /* Bx [PwcDisableWalkerSharing]=1 */
-
- { BU_CFG3, AMD_OR_C0, AMD_PTYPE_ALL,
-- 1 << 22, 0x00000000,
-- 1 << 22, 0x00000000}, /* C0 or above [PfcDoubleStride]=1 */
-+ (0x3 << 20) | (0x1 << 22), 0x00000000,
-+ (0x3 << 20) | (0x1 << 22), 0x00000000}, /* C0 or above [PfcDoubleStride]=1,
-+ PfcStrideMul]=0x3 */
-
- { EX_CFG, AMD_OR_C0, AMD_PTYPE_ALL,
- 0x00000000, 1 << (54-32),
-@@ -646,6 +647,11 @@ static const struct {
- * System software should set F5x88[14] to 1b. */
- { 5, 0x88, AMD_OR_B2, AMD_PTYPE_ALL,
- 1 << 14, 1 << 14 },
-+
-+ /* L3 Control 2 */
-+ { 3, 0x1b8, AMD_FAM15_ALL, AMD_PTYPE_ALL,
-+ 0x00000090, 0x000001d0 }, /* ImplRdProjDelayThresh = 0x2,
-+ ImplRdAnySubUnavail = 0x1 */
- };
-
-
---
-1.7.9.5
-