diff options
| author | Francis Rowe <info@gluglug.org.uk> | 2016-03-08 01:00:09 (EST) |
|---|---|---|
| committer | Francis Rowe <info@gluglug.org.uk> | 2016-03-08 02:32:32 (EST) |
| commit | dfa21bb8ee01eac21a2acee79011a634cb67e373 (patch) | |
| tree | 21cd4f855aa03db13abba91400ad3be212b11602 /resources/libreboot/patch/coreboot/33fb4cf0ffb01be8bcb6b488872c87eb50e7d77f/grub/kgpe-d16/0114-southbridge-amd-sr5650-Hide-clock-configuration-devi.patch | |
| parent | 2e5e505da125f9d90dd63c1cbcb08bf5316b21ae (diff) | |
| download | libreboot-dfa21bb8ee01eac21a2acee79011a634cb67e373.zip libreboot-dfa21bb8ee01eac21a2acee79011a634cb67e373.tar.gz libreboot-dfa21bb8ee01eac21a2acee79011a634cb67e373.tar.bz2 | |
Update coreboot (kgpe-d16,kcma-d8,kfsn4-dre,d510mo,ga-g41m-es2l)
Update to the latest coreboot and vboot versions at the time of writing:
coreboot 2a3434757ef425dbdfedf1fc69e1a033a6e7310d
vboot d187cd3fc792f8bcefbee4587c83eafbd08441fc
Diffstat (limited to 'resources/libreboot/patch/coreboot/33fb4cf0ffb01be8bcb6b488872c87eb50e7d77f/grub/kgpe-d16/0114-southbridge-amd-sr5650-Hide-clock-configuration-devi.patch')
| -rw-r--r-- | resources/libreboot/patch/coreboot/33fb4cf0ffb01be8bcb6b488872c87eb50e7d77f/grub/kgpe-d16/0114-southbridge-amd-sr5650-Hide-clock-configuration-devi.patch | 57 |
1 files changed, 0 insertions, 57 deletions
diff --git a/resources/libreboot/patch/coreboot/33fb4cf0ffb01be8bcb6b488872c87eb50e7d77f/grub/kgpe-d16/0114-southbridge-amd-sr5650-Hide-clock-configuration-devi.patch b/resources/libreboot/patch/coreboot/33fb4cf0ffb01be8bcb6b488872c87eb50e7d77f/grub/kgpe-d16/0114-southbridge-amd-sr5650-Hide-clock-configuration-devi.patch deleted file mode 100644 index 42cebaf..0000000 --- a/resources/libreboot/patch/coreboot/33fb4cf0ffb01be8bcb6b488872c87eb50e7d77f/grub/kgpe-d16/0114-southbridge-amd-sr5650-Hide-clock-configuration-devi.patch +++ /dev/null @@ -1,57 +0,0 @@ -From 2976a30c045a1c525095d8a954f26174fbdc532c Mon Sep 17 00:00:00 2001 -From: Timothy Pearson <tpearson@raptorengineeringinc.com> -Date: Thu, 13 Aug 2015 17:45:12 -0500 -Subject: [PATCH 114/143] southbridge/amd/sr5650: Hide clock configuration - device after setup is complete - -Change-Id: I043f2eb0993660d0a9351867eca1e73e0b2c37f1 -Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> ---- - src/southbridge/amd/sr5650/early_setup.c | 16 ++++++++-------- - src/southbridge/amd/sr5650/pcie.c | 3 +++ - 2 files changed, 11 insertions(+), 8 deletions(-) - -diff --git a/src/southbridge/amd/sr5650/early_setup.c b/src/southbridge/amd/sr5650/early_setup.c -index e7cca06..cb666db 100644 ---- a/src/southbridge/amd/sr5650/early_setup.c -+++ b/src/southbridge/amd/sr5650/early_setup.c -@@ -414,14 +414,14 @@ static void sr5650_por_misc_index_init(device_t nb_dev) - set_nbmisc_enable_bits(nb_dev, 0x01, 0xFFFFFFFF, 0x00000310); - - /* NBCFG (NBMISCIND 0x0): NB_CNTL - -- * HIDE_NB_AGP_CAP ([0], default=1)HIDE -- * HIDE_P2P_AGP_CAP ([1], default=1)HIDE -- * HIDE_NB_GART_BAR ([2], default=1)HIDE -- * HIDE_MMCFG_BAR ([3], default=1)SHOW -- * AGPMODE30 ([4], default=0)DISABLE -- * AGP30ENCHANCED ([5], default=0)DISABLE -- * HIDE_AGP_CAP ([8], default=1)ENABLE */ -- set_nbmisc_enable_bits(nb_dev, 0x00, 0x0000FFFF, 0 << 0 | 1 << 1 | 1 << 2 | 0 << 3 | 0 << 6); -+ * HIDE_NB_AGP_CAP ([0], default=1)HIDE -+ * HIDE_P2P_AGP_CAP ([1], default=1)HIDE -+ * HIDE_NB_GART_BAR ([2], default=1)HIDE -+ * HIDE_MMCFG_BAR ([3], default=1)SHOW -+ * AGPMODE30 ([4], default=0)DISABLE -+ * AGP30ENCHANCED ([5], default=0)DISABLE -+ * HIDE_CLKCFG_HEADER ([8], default=0)SHOW */ -+ set_nbmisc_enable_bits(nb_dev, 0x00, 0x0000FFFF, 0 << 0 | 1 << 1 | 1 << 2 | 0 << 3 | 0 << 6 | 0 << 8); - - /* IOC_LAT_PERF_CNTR_CNTL */ - set_nbmisc_enable_bits(nb_dev, 0x30, 0xFF, 0x00); -diff --git a/src/southbridge/amd/sr5650/pcie.c b/src/southbridge/amd/sr5650/pcie.c -index 09ce217..360e9cb 100644 ---- a/src/southbridge/amd/sr5650/pcie.c -+++ b/src/southbridge/amd/sr5650/pcie.c -@@ -854,6 +854,9 @@ void sr56x0_lock_hwinitreg(void) - - /* Lock HWInit Register NBMISCIND:0x0 NBCNTL[7] HWINIT_WR_LOCK */ - set_nbmisc_enable_bits(nb_dev, 0x00, 1 << 7, 1 << 7); -+ -+ /* Hide clock configuration PCI device HIDE_CLKCFG_HEADER */ -+ set_nbmisc_enable_bits(nb_dev, 0x00, 0x00000100, 1 << 8); - } - - /***************************************** --- -1.7.9.5 - |