Update to latest coreboot revision and patch set for GA-G41M-ES2L

12 files changed, 480 insertions, 606 deletions

diff --git a/resources/libreboot/config/grub/ga-g41m-es2l/cbrevision b/resources/libreboot/config/grub/ga-g41m-es2l/cbrevision
index c6e321d..4176e07 100644
--- a/resources/libreboot/config/grub/ga-g41m-es2l/cbrevision
+++ b/resources/libreboot/config/grub/ga-g41m-es2l/cbrevision
@@ -1 +1 @@
-2a6f251f4d8d41d13051ec2c897aea800c07275a
+3a96ac44e275eca84baea513bc0802f62fe83fd3
diff --git a/resources/libreboot/config/grub/ga-g41m-es2l/config b/resources/libreboot/config/grub/ga-g41m-es2l/config
index 1eb3f6c..05b0cae 100644
--- a/resources/libreboot/config/grub/ga-g41m-es2l/config
+++ b/resources/libreboot/config/grub/ga-g41m-es2l/config
@@ -18,13 +18,14 @@ CONFIG_COMPILER_GCC=y
 # CONFIG_UNCOMPRESSED_RAMSTAGE is not set
 CONFIG_COMPRESS_RAMSTAGE=y
 CONFIG_INCLUDE_CONFIG_FILE=y
+# CONFIG_NO_XIP_EARLY_STAGES is not set
 CONFIG_EARLY_CBMEM_INIT=y
 # CONFIG_COLLECT_TIMESTAMPS is not set
 # CONFIG_USE_BLOBS is not set
 # CONFIG_COVERAGE is not set
 # CONFIG_RELOCATABLE_MODULES is not set
 # CONFIG_RELOCATABLE_RAMSTAGE is not set
-CONFIG_FLASHMAP_OFFSET=0
+# CONFIG_NO_STAGE_CACHE is not set
 CONFIG_BOOTBLOCK_SIMPLE=y
 # CONFIG_BOOTBLOCK_NORMAL is not set
 CONFIG_BOOTBLOCK_CUSTOM=y
@@ -36,7 +37,6 @@ CONFIG_BOOTBLOCK_SOURCE="bootblock_simple.c"
 # CONFIG_BOARD_ID_MANUAL is not set
 # CONFIG_RAM_CODE_SUPPORT is not set
 # CONFIG_BOOTSPLASH_IMAGE is not set
-# CONFIG_ACPI_SATA_GENERATOR is not set
 
 #
 # Mainboard
@@ -44,6 +44,7 @@ CONFIG_BOOTBLOCK_SOURCE="bootblock_simple.c"
 # CONFIG_VENDOR_A_TREND is not set
 # CONFIG_VENDOR_AAEON is not set
 # CONFIG_VENDOR_ABIT is not set
+# CONFIG_VENDOR_ADI is not set
 # CONFIG_VENDOR_ADLINK is not set
 # CONFIG_VENDOR_ADVANSUS is not set
 # CONFIG_VENDOR_AMD is not set
@@ -111,6 +112,9 @@ CONFIG_MAINBOARD_DIR="gigabyte/ga-g41m-es2l"
 CONFIG_MAINBOARD_PART_NUMBER="GA-G41M-ES2L"
 CONFIG_MAINBOARD_VENDOR="GIGABYTE"
 CONFIG_MAX_CPUS=1
+CONFIG_CACHE_ROM_SIZE_OVERRIDE=0
+CONFIG_CBFS_SIZE=0x100000
+CONFIG_UART_FOR_CONSOLE=0
 CONFIG_VGA_BIOS_ID="8086,2e32"
 # CONFIG_ONBOARD_VGA_IS_PRIMARY is not set
 # CONFIG_VGA_BIOS is not set
@@ -122,11 +126,7 @@ CONFIG_MAINBOARD_SMBIOS_MANUFACTURER="GIGABYTE"
 CONFIG_POST_IO=y
 CONFIG_MAX_REBOOT_CNT=3
 CONFIG_MAINBOARD_DO_NATIVE_VGA_INIT=y
-CONFIG_UART_FOR_CONSOLE=0
 CONFIG_ID_SECTION_OFFSET=0x80
-CONFIG_RAMTOP=0x200000
-CONFIG_CACHE_ROM_SIZE_OVERRIDE=0
-CONFIG_CBFS_SIZE=0x100000
 CONFIG_POST_DEVICE=y
 # CONFIG_BOARD_GIGABYTE_GA_6BXC is not set
 # CONFIG_BOARD_GIGABYTE_GA_6BXE is not set
@@ -159,9 +159,12 @@ CONFIG_COREBOOT_ROMSIZE_KB_1024=y
 # CONFIG_COREBOOT_ROMSIZE_KB_8192 is not set
 # CONFIG_COREBOOT_ROMSIZE_KB_12288 is not set
 # CONFIG_COREBOOT_ROMSIZE_KB_16384 is not set
+# CONFIG_COREBOOT_ROMSIZE_KB_32768 is not set
+# CONFIG_COREBOOT_ROMSIZE_KB_65536 is not set
 CONFIG_COREBOOT_ROMSIZE_KB=1024
 CONFIG_ROM_SIZE=0x100000
 CONFIG_FMDFILE=""
+# CONFIG_MAINBOARD_HAS_TPM2 is not set
 # CONFIG_SYSTEM_TYPE_LAPTOP is not set
 # CONFIG_CBFS_AUTOGEN_ATTRIBUTES is not set
 
@@ -176,18 +179,23 @@ CONFIG_FMDFILE=""
 CONFIG_C_ENV_BOOTBLOCK_SIZE=0x10000
 CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
 CONFIG_ROMSTAGE_ADDR=0x2000000
+CONFIG_VERSTAGE_ADDR=0x2000000
 CONFIG_BOOTBLOCK_NORTHBRIDGE_INIT="northbridge/intel/x4x/bootblock.c"
 CONFIG_BOOTBLOCK_SOUTHBRIDGE_INIT="southbridge/intel/i82801gx/bootblock.c"
 CONFIG_TTYS0_BASE=0x3f8
 CONFIG_EHCI_BAR=0xfef00000
+CONFIG_RAMTOP=0x200000
 CONFIG_HEAP_SIZE=0x4000
 CONFIG_CONSOLE_CBMEM=y
+CONFIG_UART_PCI_ADDR=0x0
+CONFIG_HPET_MIN_TICKS=0x80
 # CONFIG_SOC_MARVELL_ARMADA38X is not set
 # CONFIG_SOC_MARVELL_BG4CD is not set
 # CONFIG_SOC_MEDIATEK_MT8173 is not set
 # CONFIG_SOC_NVIDIA_TEGRA124 is not set
 # CONFIG_SOC_NVIDIA_TEGRA132 is not set
 # CONFIG_SOC_NVIDIA_TEGRA210 is not set
+# CONFIG_SOC_QC_IPQ40XX is not set
 # CONFIG_SOC_QC_IPQ806X is not set
 # CONFIG_SOC_ROCKCHIP_RK3288 is not set
 # CONFIG_SOC_ROCKCHIP_RK3399 is not set
@@ -256,7 +264,6 @@ CONFIG_RAMBASE=0x100000
 CONFIG_NORTHBRIDGE_SPECIFIC_OPTIONS=y
 CONFIG_NORTHBRIDGE_INTEL_X4X=y
 CONFIG_HPET_ADDRESS=0xfed00000
-CONFIG_HPET_MIN_TICKS=0x80
 CONFIG_MAX_PIRQ_LINKS=4
 
 #
@@ -337,11 +344,14 @@ CONFIG_SIPI_VECTOR_IN_ROM=y
 # CONFIG_ROMCC is not set
 # CONFIG_LATE_CBMEM_INIT is not set
 CONFIG_PC80_SYSTEM=y
+# CONFIG_BOOTBLOCK_DEBUG_SPINLOOP is not set
+# CONFIG_BOOTBLOCK_SAVE_BIST_AND_TIMESTAMP is not set
 # CONFIG_HAVE_CMOS_DEFAULT is not set
 CONFIG_IOAPIC_INTERRUPTS_ON_FSB=y
 # CONFIG_IOAPIC_INTERRUPTS_ON_APIC_SERIAL_BUS is not set
-CONFIG_VERSTAGE_ADDR=0x2000000
 # CONFIG_POSTCAR_STAGE is not set
+# CONFIG_VERSTAGE_DEBUG_SPINLOOP is not set
+# CONFIG_ROMSTAGE_DEBUG_SPINLOOP is not set
 
 #
 # Devices
@@ -379,16 +389,20 @@ CONFIG_SUBSYSTEM_DEVICE_ID=0x0000
 # CONFIG_GIC is not set
 # CONFIG_IPMI_KCS is not set
 # CONFIG_DRIVERS_LENOVO_WACOM is not set
+# CONFIG_DRIVERS_LENOVO_HYBRID_GRAPHICS is not set
 CONFIG_REALTEK_8168_RESET=y
 # CONFIG_SPI_FLASH is not set
 # CONFIG_HAVE_SPI_CONSOLE_SUPPORT is not set
 CONFIG_DRIVERS_UART=y
 # CONFIG_NO_UART_ON_SUPERIO is not set
+# CONFIG_UART_OVERRIDE_INPUT_CLOCK_DIVIDER is not set
+# CONFIG_UART_OVERRIDE_REFCLK is not set
 # CONFIG_DRIVERS_UART_8250MEM is not set
 # CONFIG_DRIVERS_UART_8250MEM_32 is not set
 # CONFIG_HAVE_UART_SPECIAL is not set
 # CONFIG_DRIVERS_UART_OXPCIE is not set
 # CONFIG_DRIVERS_UART_PL011 is not set
+# CONFIG_UART_USE_REFCLK_AS_INPUT_CLOCK is not set
 CONFIG_HAVE_USBDEBUG=y
 # CONFIG_HAVE_USBDEBUG_OPTIONS is not set
 CONFIG_USBDEBUG_IN_ROMSTAGE=y
@@ -399,6 +413,7 @@ CONFIG_USBDEBUG_DONGLE_STD=y
 # CONFIG_USBDEBUG_DONGLE_FTDI_FT232H is not set
 CONFIG_USBDEBUG_OPTIONAL_HUB_PORT=0
 # CONFIG_SMBIOS_PROVIDED_BY_MOBO is not set
+# CONFIG_DRIVERS_I2C_PCF8523 is not set
 # CONFIG_DRIVERS_I2C_RTD2132 is not set
 # CONFIG_INTEL_DP is not set
 # CONFIG_INTEL_DDI is not set
@@ -412,11 +427,14 @@ CONFIG_INTEL_GMA_ACPI=y
 CONFIG_DRIVERS_MC146818=y
 # CONFIG_MAINBOARD_HAS_LPC_TPM is not set
 # CONFIG_DRIVERS_RICOH_RCE822 is not set
+# CONFIG_DRIVER_SIEMENS_NC_FPGA is not set
 # CONFIG_DRIVERS_SIL_3114 is not set
 # CONFIG_DRIVER_TI_TPS65090 is not set
 # CONFIG_DRIVERS_TI_TPS65913 is not set
 # CONFIG_DRIVERS_TI_TPS65913_RTC is not set
 # CONFIG_DRIVER_XPOWERS_AXP209 is not set
+# CONFIG_ACPI_SATA_GENERATOR is not set
+CONFIG_ACPI_INTEL_HARDWARE_SLEEP_VALUES=y
 # CONFIG_RTC is not set
 # CONFIG_TPM is not set
 CONFIG_STACK_SIZE=0x1000
@@ -504,6 +522,7 @@ CONFIG_PAYLOAD_ELF=y
 # CONFIG_PAYLOAD_TIANOCORE is not set
 CONFIG_PAYLOAD_FILE="payload.elf"
 CONFIG_PAYLOAD_OPTIONS=""
+# CONFIG_PXE is not set
 CONFIG_COMPRESSED_PAYLOAD_LZMA=y
 # CONFIG_PAYLOAD_IS_FLAT_BINARY is not set
 
@@ -513,6 +532,7 @@ CONFIG_COMPRESSED_PAYLOAD_LZMA=y
 # CONFIG_COREINFO_SECONDARY_PAYLOAD is not set
 # CONFIG_MEMTEST_SECONDARY_PAYLOAD is not set
 # CONFIG_NVRAMCUI_SECONDARY_PAYLOAD is not set
+# CONFIG_TINT_SECONDARY_PAYLOAD is not set
 
 #
 # Debugging
@@ -530,6 +550,7 @@ CONFIG_HAVE_DEBUG_RAM_SETUP=y
 # CONFIG_DEBUG_ACPI is not set
 # CONFIG_DEBUG_USBDEBUG is not set
 # CONFIG_TRACE is not set
+# CONFIG_DEBUG_BOOT_STATE is not set
 # CONFIG_ENABLE_APIC_EXT_ID is not set
 CONFIG_WARNINGS_ARE_ERRORS=y
 CONFIG_IASL_WARNINGS_ARE_ERRORS=y
@@ -539,4 +560,5 @@ CONFIG_IASL_WARNINGS_ARE_ERRORS=y
 # CONFIG_POWER_BUTTON_FORCE_DISABLE is not set
 # CONFIG_POWER_BUTTON_IS_OPTIONAL is not set
 # CONFIG_REG_SCRIPT is not set
-# CONFIG_DEBUG_BOOT_STATE is not set
+# CONFIG_CREATE_BOARD_CHECKLIST is not set
+# CONFIG_MAKE_CHECKLIST_PUBLIC is not set
diff --git a/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/0001-g41-sata.patch b/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/0001-g41-sata.patch
deleted file mode 100644
index 9fe21d4..0000000
--- a/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/0001-g41-sata.patch
+++ /dev/null
@@ -1,98 +0,0 @@
-From bf128e4fc6d6a134d8d04ee0c4a392a4d98db1d4 Mon Sep 17 00:00:00 2001
-From: Damien Zammit <damien@zamaudio.com>
-Date: Wed, 11 May 2016 19:08:33 +1000
-Subject: [PATCH] mb/gigabyte/ga-g41m-es2l: Fix ACPI IRQ settings for SATA
-
-Previously, due to a bug in devicetree and incorrect IRQ
-settings in ACPI, SATA controller would not initialize
-any HDDs in the OS, even though it worked in SeaBIOS.
-The devicetree setting is not needed because SATA must
-function in "plain" mode on this board, as "combined" mode
-does not work at all.
-
-Change-Id: I0036c4734de00b84cc3d64f38e4b1fd80fd1a25d
-Signed-off-by: Damien Zammit <damien@zamaudio.com>
----
-
-diff --git a/src/mainboard/gigabyte/ga-g41m-es2l/acpi/x4x_pci_irqs.asl b/src/mainboard/gigabyte/ga-g41m-es2l/acpi/x4x_pci_irqs.asl
-index fdfe73d..87719f7 100644
---- a/src/mainboard/gigabyte/ga-g41m-es2l/acpi/x4x_pci_irqs.asl
-+++ b/src/mainboard/gigabyte/ga-g41m-es2l/acpi/x4x_pci_irqs.asl
-@@ -22,28 +22,35 @@
- 		Return (Package() {
- 			/* Internal GFX */
- 			Package() { 0x0002ffff, 0, 0, 16 },
-+			Package() { 0x0002ffff, 1, 0, 17 },
-+			Package() { 0x0002ffff, 2, 0, 18 },
-+			Package() { 0x0002ffff, 3, 0, 19 },
- 			/* High Definition Audio	0:1b.0 */
--			Package() { 0x001bffff, 0, 0, 22 },
-+			Package() { 0x001bffff, 0, 0, 16 },
- 			/* PCIe Root Ports		0:1c.x */
- 			Package() { 0x001cffff, 0, 0, 16 },
- 			Package() { 0x001cffff, 1, 0, 17 },
- 			Package() { 0x001cffff, 2, 0, 18 },
- 			Package() { 0x001cffff, 3, 0, 19 },
-+			Package() { 0x001cffff, 0, 0, 16 },
-+			Package() { 0x001cffff, 1, 0, 17 },
- 			/* USB and EHCI			0:1d.x */
- 			Package() { 0x001dffff, 0, 0, 23 },
- 			Package() { 0x001dffff, 1, 0, 19 },
- 			Package() { 0x001dffff, 2, 0, 18 },
- 			Package() { 0x001dffff, 3, 0, 16 },
--			Package() { 0x001dffff, 0, 0, 23 },
- 			/* SMBUS/SATA/PATA	0:1f.2, 0:1f.3 */
--			Package() { 0x001fffff, 1, 0, 19 },
--			Package() { 0x001fffff, 1, 0, 19 },
- 			Package() { 0x001fffff, 0, 0, 18 },
-+			Package() { 0x001fffff, 1, 0, 19 },
-+			Package() { 0x001fffff, 1, 0, 19 },
- 		})
- 	} Else {
- 		Return (Package() {
- 			/* Internal GFX */
- 			Package() { 0x0002ffff, 0, \_SB.PCI0.LPCB.LNKA, 0 },
-+			Package() { 0x0002ffff, 1, \_SB.PCI0.LPCB.LNKB, 0 },
-+			Package() { 0x0002ffff, 2, \_SB.PCI0.LPCB.LNKC, 0 },
-+			Package() { 0x0002ffff, 3, \_SB.PCI0.LPCB.LNKD, 0 },
- 			/* High Definition Audio	0:1b.0 */
- 			Package() { 0x001bffff, 0, \_SB.PCI0.LPCB.LNKA, 0 },
- 			/* PCIe Root Ports		0:1c.x */
-@@ -51,16 +58,17 @@
- 			Package() { 0x001cffff, 1, \_SB.PCI0.LPCB.LNKB, 0 },
- 			Package() { 0x001cffff, 2, \_SB.PCI0.LPCB.LNKC, 0 },
- 			Package() { 0x001cffff, 3, \_SB.PCI0.LPCB.LNKD, 0 },
-+			Package() { 0x001cffff, 0, \_SB.PCI0.LPCB.LNKA, 0 },
-+			Package() { 0x001cffff, 1, \_SB.PCI0.LPCB.LNKB, 0 },
- 			/* USB and EHCI			0:1d.x */
- 			Package() { 0x001dffff, 0, \_SB.PCI0.LPCB.LNKH, 0 },
- 			Package() { 0x001dffff, 1, \_SB.PCI0.LPCB.LNKD, 0 },
- 			Package() { 0x001dffff, 2, \_SB.PCI0.LPCB.LNKC, 0 },
- 			Package() { 0x001dffff, 3, \_SB.PCI0.LPCB.LNKA, 0 },
--			Package() { 0x001dffff, 0, \_SB.PCI0.LPCB.LNKH, 0 },
- 			/* SMBUS/SATA/PATA		0:1f.2, 0:1f.3 */
--			Package() { 0x001fffff, 1, \_SB.PCI0.LPCB.LNKD, 0 },
--			Package() { 0x001fffff, 1, \_SB.PCI0.LPCB.LNKD, 0 },
- 			Package() { 0x001fffff, 0, \_SB.PCI0.LPCB.LNKC, 0 },
-+			Package() { 0x001fffff, 1, \_SB.PCI0.LPCB.LNKD, 0 },
-+			Package() { 0x001fffff, 1, \_SB.PCI0.LPCB.LNKD, 0 },
- 		})
- 	}
- }
-diff --git a/src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb b/src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb
-index 3965538..c433387 100644
---- a/src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb
-+++ b/src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb
-@@ -46,10 +46,10 @@
-       register "pirqf_routing" = "0x0b"
-       register "pirqg_routing" = "0x0b"
-       register "pirqh_routing" = "0x0b"
--      register "ide_legacy_combined" = "0x1"
-+      register "ide_legacy_combined" = "0x0"	# Combined mode broken
-       register "ide_enable_primary" = "0x1"
-       register "ide_enable_secondary" = "0x0"
--      register "sata_ahci" = "0x0"
-+      register "sata_ahci" = "0x0"		# AHCI does not work
-       register "sata_ports_implemented" = "0x3"
-       register "gpe0_en" = "0x40"
- 
diff --git a/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/0002-add-dmi-init.patch b/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/0002-add-dmi-init.patch
deleted file mode 100644
index c08635c..0000000
--- a/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/0002-add-dmi-init.patch
+++ /dev/null
@@ -1,222 +0,0 @@
-From 9bc6d718c1f9070fb82e09499dfc3f5d95e857c5 Mon Sep 17 00:00:00 2001
-From: Damien Zammit <damien@zamaudio.com>
-Date: Sat, 21 May 2016 01:56:01 +1000
-Subject: [PATCH] nb/intel/x4x: Add DMI/EP init
-
-The values were obtained from vendor bios at runtime.
-I am not 100% sure of the sequence required to initiate them,
-but guessed from the gm45 code.  There may be some status bytes
-needed to be polled during the sequence that is missing,
-but as I don't have bios writer's datasheet it's very hard
-for me to know.
-
-Change-Id: Idd205e0bab5f75e01c6e3a5dc320c08639f52db8
-Signed-off-by: Damien Zammit <damien@zamaudio.com>
----
-
-diff --git a/src/northbridge/intel/x4x/Makefile.inc b/src/northbridge/intel/x4x/Makefile.inc
-index 34d9b0f..3520944 100644
---- a/src/northbridge/intel/x4x/Makefile.inc
-+++ b/src/northbridge/intel/x4x/Makefile.inc
-@@ -20,6 +20,7 @@
- romstage-y += raminit.c
- romstage-y += raminit_ddr2.c
- romstage-y += ram_calc.c
-+romstage-y += pcie.c
- 
- ramstage-y += acpi.c
- ramstage-y += ram_calc.c
-diff --git a/src/northbridge/intel/x4x/pcie.c b/src/northbridge/intel/x4x/pcie.c
-new file mode 100644
-index 0000000..d432fea
---- /dev/null
-+++ b/src/northbridge/intel/x4x/pcie.c
-@@ -0,0 +1,176 @@
-+/*
-+ * This file is part of the coreboot project.
-+ *
-+ * Copyright (C) 2016 Damien Zammit <damien@zamaudio.com>
-+ *
-+ * This program is free software; you can redistribute it and/or
-+ * modify it under the terms of the GNU General Public License as
-+ * published by the Free Software Foundation; version 2 of
-+ * the License.
-+ *
-+ * This program is distributed in the hope that it will be useful,
-+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
-+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
-+ * GNU General Public License for more details.
-+ */
-+
-+#include <stdint.h>
-+#include <stddef.h>
-+#include <string.h>
-+#include <arch/io.h>
-+#include <device/pci_def.h>
-+#include <device/pnp_def.h>
-+#include <console/console.h>
-+
-+#include "iomap.h"
-+#include "x4x.h"
-+
-+#define DEFAULT_RCBA	0xfed1c000
-+
-+static void init_egress(void)
-+{
-+	/* VC0: TC0 only */
-+	EPBAR8(0x14) = 1;
-+	EPBAR8(0x4) = 1;
-+
-+	/* VC1: ID1, TC7 */
-+	EPBAR32(0x20) = (EPBAR32(0x20) & ~(7 << 24)) | (1 << 24);
-+	EPBAR8(0x20) = 1 << 7;
-+
-+	/* VC1: enable */
-+	EPBAR32(0x20) |= 1 << 31;
-+
-+	while ((EPBAR8(0x26) & 2) != 0) ;
-+
-+	printk(BIOS_DEBUG, "Done EP loop\n");
-+}
-+
-+static void init_dmi(void)
-+{
-+	/* VC0: TC0 only */
-+	DMIBAR8(DMIVC0RCTL) = 1;
-+	DMIBAR8(0x4) = 1;
-+
-+	/* VC1: ID1, TC7 */
-+	DMIBAR32(DMIVC1RCTL) = (DMIBAR32(DMIVC1RCTL) & ~(7 << 24)) | (1 << 24);
-+	DMIBAR8(DMIVC1RCTL) = 1 << 7;
-+
-+	/* VC1: enable */
-+	DMIBAR32(DMIVC1RCTL) |= 1 << 31;
-+
-+	// Hangs
-+	//while ((DMIBAR8(0x26) & 2) != 0) ;
-+	//printk(BIOS_DEBUG, "Done DMI loop\n");
-+
-+	DMIBAR32(0x0028) = 0x00000001;
-+	DMIBAR32(0x002c) = 0x86000000;
-+	DMIBAR32(0x0040) = 0x08010005;
-+	DMIBAR32(0x0044) = 0x01010202;
-+	DMIBAR32(0x0050) = 0x00020001;
-+	DMIBAR32(0x0058) = DEFAULT_RCBA;
-+	DMIBAR32(0x0060) = 0x00010001;
-+	DMIBAR32(0x0068) = DEFAULT_EPBAR;
-+	DMIBAR32(0x0080) = 0x00010006;
-+	DMIBAR32(0x0084) = 0x00012c41;
-+	DMIBAR32(0x0088) = 0x00410000;
-+	DMIBAR32(0x00f0) = 0x00012000;
-+	DMIBAR32(0x00f4) = 0x33fe0037;
-+	DMIBAR32(0x00fc) = 0xf000f004;
-+
-+	DMIBAR32(0x01b0) = 0x00400000;
-+	DMIBAR32(0x01b4) = 0x00008000;
-+	DMIBAR32(0x01b8) = 0x000018f2;
-+	DMIBAR32(0x01bc) = 0x00000018;
-+	DMIBAR32(0x01cc) = 0x00060010;
-+	DMIBAR32(0x01d4) = 0x00002000;
-+	DMIBAR32(0x0200) = 0x00400f26;
-+	DMIBAR32(0x0204) = 0x0001313f;
-+	DMIBAR32(0x0208) = 0x00007cb0;
-+	DMIBAR32(0x0210) = 0x00000101;
-+	DMIBAR32(0x0214) = 0x0007000f;
-+	DMIBAR32(0x0224) = 0x00030005;
-+	DMIBAR32(0x0230) = 0x2800000e;
-+	DMIBAR32(0x0234) = 0x4abcb5bc;
-+	DMIBAR32(0x0250) = 0x00000007;
-+
-+	DMIBAR32(0x0c00) = 0x0000003c;
-+	DMIBAR32(0x0c04) = 0x16000000;
-+	DMIBAR32(0x0c0c) = 0x00001fff;
-+	DMIBAR32(0x0c10) = 0x0000b100;
-+	DMIBAR32(0x0c24) = 0xffff0038;
-+	DMIBAR32(0x0c28) = 0x0000000e;
-+	DMIBAR32(0x0c2c) = 0x003c0008;
-+	DMIBAR32(0x0c30) = 0x02000180;
-+	DMIBAR32(0x0c34) = 0x10040071;
-+	DMIBAR32(0x0d60) = 0x00000001;
-+	DMIBAR32(0x0d6c) = 0x00000300;
-+	DMIBAR32(0x0d74) = 0x00000020;
-+	DMIBAR32(0x0d78) = 0x00220000;
-+	DMIBAR32(0x0d7c) = 0x111f727c;
-+	DMIBAR32(0x0d80) = 0x00001409;
-+	DMIBAR32(0x0d88) = 0x000f1867;
-+	DMIBAR32(0x0d8c) = 0x013000fc;
-+	DMIBAR32(0x0da4) = 0x00009757;
-+	DMIBAR32(0x0da8) = 0x00000078;
-+	DMIBAR32(0x0e00) = 0x000d034e;
-+	DMIBAR32(0x0e04) = 0x01880880;
-+	DMIBAR32(0x0e08) = 0x01000060;
-+	DMIBAR32(0x0e0c) = 0x00000080;
-+	DMIBAR32(0x0e10) = 0xbe000000;
-+	DMIBAR32(0x0e18) = 0x000000e3;
-+	DMIBAR32(0x0e20) = 0x000d034e;
-+	DMIBAR32(0x0e24) = 0x01880880;
-+	DMIBAR32(0x0e28) = 0x01000060;
-+	DMIBAR32(0x0e2c) = 0x00000080;
-+	DMIBAR32(0x0e30) = 0xbe000000;
-+	DMIBAR32(0x0e38) = 0x000000e3;
-+	DMIBAR32(0x0e40) = 0x000d034e;
-+	DMIBAR32(0x0e44) = 0x01880880;
-+	DMIBAR32(0x0e48) = 0x01000060;
-+	DMIBAR32(0x0e4c) = 0x00000080;
-+	DMIBAR32(0x0e50) = 0xbe000000;
-+	DMIBAR32(0x0e58) = 0x000000e3;
-+	DMIBAR32(0x0e60) = 0x000d034e;
-+	DMIBAR32(0x0e64) = 0x01880880;
-+	DMIBAR32(0x0e68) = 0x01000060;
-+	DMIBAR32(0x0e6c) = 0x00000080;
-+	DMIBAR32(0x0e70) = 0xbe000000;
-+	DMIBAR32(0x0e78) = 0x000000e3;
-+
-+	DMIBAR32(0x0e14) = 0xce00381b;
-+	DMIBAR32(0x0e34) = 0x4000781b;
-+	DMIBAR32(0x0e54) = 0x5c00781b;
-+	DMIBAR32(0x0e74) = 0x5400381b;
-+
-+	DMIBAR32(0x0218) = 0x0b6202c1;
-+	DMIBAR32(0x021c) = 0x02c202c2;
-+
-+	DMIBAR32(0x0334) = 0x00b904b3;
-+	DMIBAR32(0x0338) = 0x004e0000;
-+
-+	DMIBAR32(0x0300) = 0x00a70f4c;
-+	DMIBAR32(0x0304) = 0x00a90f54;
-+	DMIBAR32(0x0308) = 0x00d103c4;
-+	DMIBAR32(0x030c) = 0x003c0e10;
-+	DMIBAR32(0x0310) = 0x003d0e11;
-+	DMIBAR32(0x0314) = 0x00640000;
-+	DMIBAR32(0x0318) = 0x00320c86;
-+	DMIBAR32(0x031c) = 0x003a0ca6;
-+	DMIBAR32(0x0324) = 0x00040010;
-+	DMIBAR32(0x0328) = 0x00040000;
-+
-+	EPBAR32(0x40) = 0x00010005;
-+	EPBAR32(0x44) = 0x00010301;
-+	EPBAR32(0x50) = 0x01010001;
-+	EPBAR32(0x58) = DEFAULT_DMIBAR;
-+	EPBAR32(0x60) = 0x02010003;
-+	EPBAR32(0x68) = 0x00008000;
-+	EPBAR32(0x70) = 0x03000002;
-+	EPBAR32(0x78) = 0x00030000;
-+}
-+
-+void x4x_late_init(void)
-+{
-+	init_egress();
-+	init_dmi();
-+}
-diff --git a/src/northbridge/intel/x4x/x4x.h b/src/northbridge/intel/x4x/x4x.h
-index e1ef745..17810aa 100644
---- a/src/northbridge/intel/x4x/x4x.h
-+++ b/src/northbridge/intel/x4x/x4x.h
-@@ -315,6 +315,7 @@
- 
- #ifndef __BOOTBLOCK__
- void x4x_early_init(void);
-+void x4x_late_init(void);
- u32 decode_igd_memory_size(u32 gms);
- u32 decode_igd_gtt_size(u32 gsm);
- u8 decode_pciebar(u32 *const base, u32 *const len);
diff --git a/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/0003-use-x4x-late-init.patch b/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/0003-use-x4x-late-init.patch
deleted file mode 100644
index be8e997..0000000
--- a/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/0003-use-x4x-late-init.patch
+++ /dev/null
@@ -1,107 +0,0 @@
-From 26262b2e7085fa4d8201e2519fead0dec9237d2f Mon Sep 17 00:00:00 2001
-From: Damien Zammit <damien@zamaudio.com>
-Date: Sat, 21 May 2016 01:56:53 +1000
-Subject: [PATCH] mb/gigabyte/ga-g41m-es2l: Use x4x_late_init()
-
-This patch adds DMI/EP init to the board and fixes
-a couple of minor things.
-
-Change-Id: I10d0f6ce747b60499680e4dc229b7fcbb16cc039
-Signed-off-by: Damien Zammit <damien@zamaudio.com>
----
-
-diff --git a/src/mainboard/gigabyte/ga-g41m-es2l/Kconfig b/src/mainboard/gigabyte/ga-g41m-es2l/Kconfig
-index 0a26f83..31b29bb 100644
---- a/src/mainboard/gigabyte/ga-g41m-es2l/Kconfig
-+++ b/src/mainboard/gigabyte/ga-g41m-es2l/Kconfig
-@@ -26,6 +26,9 @@
- 	select BOARD_ROMSIZE_KB_1024
- 	select INTEL_EDID
- 	select MAINBOARD_HAS_NATIVE_VGA_INIT
-+	select PCIEXP_ASPM
-+	select PCIEXP_CLK_PM
-+	select PCIEXP_L1_SUB_STATE
- 
- config MMCONF_BASE_ADDRESS
- 	hex
-diff --git a/src/mainboard/gigabyte/ga-g41m-es2l/romstage.c b/src/mainboard/gigabyte/ga-g41m-es2l/romstage.c
-index bff481f..6365404 100644
---- a/src/mainboard/gigabyte/ga-g41m-es2l/romstage.c
-+++ b/src/mainboard/gigabyte/ga-g41m-es2l/romstage.c
-@@ -50,9 +50,10 @@
- 	pci_write_config32(dev, GPIO_BASE, (DEFAULT_GPIOBASE | 1));
- 	pci_write_config8(dev, GPIO_CNTL, 0x10);
- 
--	outl(0x1f15f7c0, DEFAULT_GPIOBASE + 0x00); /* GPIO_USE_SEL */
-+	outl(0x1f35f7c0, DEFAULT_GPIOBASE + 0x00); /* GPIO_USE_SEL */
- 	outl(0xe2e9ffc3, DEFAULT_GPIOBASE + 0x04); /* GP_IO_SEL */
--	outl(0xe0d7fcc3, DEFAULT_GPIOBASE + 0x0c); /* GP_LVL */
-+	outl(0xe0d7ec02, DEFAULT_GPIOBASE + 0x0c); /* GP_LVL */
-+	outl(0x00000000, DEFAULT_GPIOBASE + 0x18); /* GPO_BLINK */
- 	outl(0x000039ff, DEFAULT_GPIOBASE + 0x2c); /* GPI_INV */
- 	outl(0x000000e7, DEFAULT_GPIOBASE + 0x30);
- 	outl(0x000000f0, DEFAULT_GPIOBASE + 0x34);
-@@ -66,9 +67,9 @@
- 	ite_reg_write(GPIO_DEV, 0x29, 0x0a);
- 	ite_reg_write(GPIO_DEV, 0x2c, 0x01);
- 	ite_reg_write(GPIO_DEV, 0x62, 0x08);
--	ite_reg_write(GPIO_DEV, 0x62, 0x08);
- 	ite_reg_write(GPIO_DEV, 0x72, 0x00);
- 	ite_reg_write(GPIO_DEV, 0x73, 0x00);
-+	ite_reg_write(GPIO_DEV, 0xb8, 0x00);
- 	ite_reg_write(GPIO_DEV, 0xbb, 0x40);
- 	ite_reg_write(GPIO_DEV, 0xc0, 0x00);
- 	ite_reg_write(GPIO_DEV, 0xc1, 0xc7);
-@@ -89,6 +90,7 @@
- 	ite_reg_write(EC_DEV, 0xf2, 0x0a);
- 	ite_reg_write(EC_DEV, 0xf3, 0x80);
- 	ite_reg_write(EC_DEV, 0x70, 0x00); // Don't use IRQ9
-+	ite_reg_write(EC_DEV, 0x30, 0x01); // Enable
- 
- 	/* IRQ routing */
- 	RCBA32(0x3100) = 0x00002210;
-@@ -98,10 +100,23 @@
- 	RCBA32(0x3110) = 0x00000001;
- 	RCBA32(0x3140) = 0x00410032;
- 	RCBA32(0x3144) = 0x32100237;
-+	RCBA32(0x3148) = 0x00000000;
- 
- 	/* Enable IOAPIC */
- 	RCBA8(0x31ff) = 0x03;
- 	RCBA8(0x31ff);
-+
-+	RCBA32(0x3410) = 0x00190464;
-+	RCBA32(0x3418) = 0x003c0063;
-+	RCBA32(0x341c) = 0x00000000;
-+	RCBA32(0x3430) = 0x00000001;
-+	RCBA32(0x3e00) = 0xff000001;
-+	RCBA32(0x3e08) = 0x00000080;
-+	RCBA32(0x3e0c) = 0x00800000;
-+	RCBA32(0x3e40) = 0xff000001;
-+	RCBA32(0x3e48) = 0x00000080;
-+	RCBA32(0x3e4c) = 0x00800000;
-+	RCBA32(0x3f00) = 0x0000000b;
- }
- 
- static void ich7_enable_lpc(void)
-@@ -126,9 +141,8 @@
- 	RCBA32(0x3410) = RCBA32(0x3410) | 0x20;
- 
- 	/* Set southbridge and Super I/O GPIOs. */
--	mb_gpio_init();
--
- 	ich7_enable_lpc();
-+	mb_gpio_init();
- 	ite_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
- 
- 	/* Disable SIO reboot */
-@@ -146,4 +160,9 @@
- 	quick_ram_check();
- 	cbmem_initialize_empty();
- 	printk(BIOS_DEBUG, "Memory initialized\n");
-+
-+	x4x_late_init();
-+
-+	printk(BIOS_DEBUG, "x4x late init complete\n");
-+
- }
diff --git a/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/0005-update-board-info.patch b/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/0005-update-board-info.patch
deleted file mode 100644
index 5e45fbc..0000000
--- a/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/0005-update-board-info.patch
+++ /dev/null
@@ -1,35 +0,0 @@
-From ae837e942d751aaf9a7f5b9ed5fba687abbd1dde Mon Sep 17 00:00:00 2001
-From: Damien Zammit <damien@zamaudio.com>
-Date: Tue, 24 May 2016 17:26:51 +1000
-Subject: [PATCH] mb/gigabyte/ga-g41m-es2l: Update board_info.txt and add item to Kconfig
-
-This adds the website URL to the board info and also enables
-the realtek nic reset function as per a previous patch.
-
-Change-Id: I2cda120c59b55f0dd2ffa78d397b16beb13d6843
-Signed-off-by: Damien Zammit <damien@zamaudio.com>
----
-
-diff --git a/src/mainboard/gigabyte/ga-g41m-es2l/Kconfig b/src/mainboard/gigabyte/ga-g41m-es2l/Kconfig
-index 31b29bb..7dec921 100644
---- a/src/mainboard/gigabyte/ga-g41m-es2l/Kconfig
-+++ b/src/mainboard/gigabyte/ga-g41m-es2l/Kconfig
-@@ -29,6 +29,7 @@
- 	select PCIEXP_ASPM
- 	select PCIEXP_CLK_PM
- 	select PCIEXP_L1_SUB_STATE
-+	select REALTEK_8168_RESET
- 
- config MMCONF_BASE_ADDRESS
- 	hex
-diff --git a/src/mainboard/gigabyte/ga-g41m-es2l/board_info.txt b/src/mainboard/gigabyte/ga-g41m-es2l/board_info.txt
-index 44ed73a..170449e 100644
---- a/src/mainboard/gigabyte/ga-g41m-es2l/board_info.txt
-+++ b/src/mainboard/gigabyte/ga-g41m-es2l/board_info.txt
-@@ -1,5 +1,5 @@
- Category: desktop
--Board URL:
-+Board URL: http://www.gigabyte.com/products/product-page.aspx?pid=3024#ov
- ROM package: SOIC-8
- ROM protocol: SPI
- ROM socketed: n
diff --git a/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/004-add-driver-to-reset-nic.patch b/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/004-add-driver-to-reset-nic.patch
deleted file mode 100644
index 7d1d1c5..0000000
--- a/resources/libreboot/patch/coreboot/2a6f251f4d8d41d13051ec2c897aea800c07275a/grub/ga-g41m-es2l/004-add-driver-to-reset-nic.patch
+++ /dev/null
@@ -1,133 +0,0 @@
-From 8f90ec9634e7eb0a385902fe2d74af4ebc33c7c2 Mon Sep 17 00:00:00 2001
-From: Damien Zammit <damien@zamaudio.com>
-Date: Sat, 21 May 2016 02:24:19 +1000
-Subject: [PATCH] drivers/net/r8168: Add driver for realtek nic
-
-One thing that is vital to this patch is the MAC address setting
-in case the EEPROM/efuse is unconfigured.
-Linux now recognises the default MAC address on GA-G41M-ES2L which
-does rely on the default bios settings for the MAC address.
-
-Change-Id: I32e070b545b4c6369686a7087b7ff838d00764e3
-Signed-off-by: Damien Zammit <damien@zamaudio.com>
----
-
-diff --git a/src/drivers/net/Kconfig b/src/drivers/net/Kconfig
-new file mode 100644
-index 0000000..b4bafd2
---- /dev/null
-+++ b/src/drivers/net/Kconfig
-@@ -0,0 +1,5 @@
-+config REALTEK_8168_RESET
-+	bool "Realtek 8168 reset"
-+	help
-+	  This forces a realtek 10ec:8168 card to reset to ensure power state
-+	  is correct at boot.
-diff --git a/src/drivers/net/Makefile.inc b/src/drivers/net/Makefile.inc
-index 9b3008d..e435d48 100644
---- a/src/drivers/net/Makefile.inc
-+++ b/src/drivers/net/Makefile.inc
-@@ -1,2 +1,3 @@
- romstage-$(CONFIG_CONSOLE_NE2K) += ne2k.c
- ramstage-$(CONFIG_CONSOLE_NE2K) += ne2k.c
-+ramstage-$(CONFIG_REALTEK_8168_RESET) += r8168.c
-diff --git a/src/drivers/net/r8168.c b/src/drivers/net/r8168.c
-new file mode 100644
-index 0000000..4301693
---- /dev/null
-+++ b/src/drivers/net/r8168.c
-@@ -0,0 +1,94 @@
-+/*
-+ * This file is part of the coreboot project.
-+ *
-+ * Copyright (C) 2016 Damien Zammit <damien@zamaudio.com>
-+ *
-+ * This program is free software; you can redistribute it and/or modify
-+ * it under the terms of the GNU General Public License as published by
-+ * the Free Software Foundation; version 2 of the License.
-+ *
-+ * This program is distributed in the hope that it will be useful,
-+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
-+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
-+ * GNU General Public License for more details.
-+ */
-+
-+/*
-+ * This driver forces the 10ec:8168 device to reset so that it goes
-+ * into a proper power state, also programs a default MAC address
-+ * so that if the EEPROM/efuse is unconfigured it still has a default MAC.
-+ */
-+
-+#include <arch/io.h>
-+#include <device/device.h>
-+#include <device/pci.h>
-+#include <device/pci_ops.h>
-+#include <device/pci_def.h>
-+#include <delay.h>
-+#include <console/console.h>
-+
-+#define NIC_TIMEOUT		1000
-+
-+#define CMD_REG			0x37
-+#define  CMD_REG_RESET		0x10
-+
-+#define CFG_9346		0x50
-+#define  CFG_9346_LOCK		0x00
-+#define  CFG_9346_UNLOCK	0xc0
-+
-+static void r8168_init(struct device *dev)
-+{
-+	u32 i;
-+	const u8 mac[6] = { 0x00, 0xe0, 0x4c, 0x00, 0xc0, 0xb0 };
-+
-+	/* Get the resource of the NIC mmio */
-+	struct resource *nic_res = find_resource(dev, PCI_BASE_ADDRESS_0);
-+	u16 nic_port = (u16)nic_res->base;
-+
-+	/* Set bus master */
-+	pci_write_config16(dev, PCI_COMMAND, PCI_COMMAND_MASTER
-+					| PCI_COMMAND_MEMORY | PCI_COMMAND_IO);
-+
-+	/* Reset NIC */
-+	printk(BIOS_DEBUG, "r8168: Resetting NIC...");
-+	outb(CMD_REG_RESET, nic_port + CMD_REG);
-+
-+	i = 0;
-+	/* Poll for reset, with 1s timeout */
-+	while (i < NIC_TIMEOUT && (inb(nic_port + CMD_REG) & CMD_REG_RESET)) {
-+		udelay(1000);
-+		if (++i >= NIC_TIMEOUT)
-+			printk(BIOS_DEBUG, "timeout waiting for nic to reset\n");
-+	}
-+	if (i < NIC_TIMEOUT)
-+		printk(BIOS_DEBUG, "done\n");
-+
-+	/* Unlock config regs */
-+	outb(CFG_9346_UNLOCK, nic_port + CFG_9346);
-+
-+	/* Set MAC address 00:e0:4c:00:c0:b0
-+	 * NB: only 4-byte write accesses allowed
-+	 */
-+	outl(mac[4] | mac[5] << 8, nic_port + 4);
-+	inl(nic_port + 4);
-+
-+	outl(mac[0] | mac[1] << 8 | mac[2] << 16 | mac[3] << 24, nic_port);
-+	inl(nic_port);
-+
-+	/* Lock config regs */
-+	outb(CFG_9346_LOCK, nic_port + CFG_9346);
-+}
-+
-+static struct device_operations r8168_ops  = {
-+       .read_resources   = pci_dev_read_resources,
-+       .set_resources    = pci_dev_set_resources,
-+       .enable_resources = pci_dev_enable_resources,
-+       .init             = r8168_init,
-+       .scan_bus         = 0,
-+};
-+
-+static const struct pci_driver r8168_driver __pci_driver = {
-+        .ops    = &r8168_ops,
-+        .vendor = 0x10ec,
-+        .device = 0x8168,
-+};
diff --git a/resources/libreboot/patch/coreboot/3a96ac44e275eca84baea513bc0802f62fe83fd3/grub/ga-g41m-es2l/x4x-fix-cas-latency-detection.patch b/resources/libreboot/patch/coreboot/3a96ac44e275eca84baea513bc0802f62fe83fd3/grub/ga-g41m-es2l/x4x-fix-cas-latency-detection.patch
new file mode 100644
index 0000000..ebf82a3
--- /dev/null
+++ b/resources/libreboot/patch/coreboot/3a96ac44e275eca84baea513bc0802f62fe83fd3/grub/ga-g41m-es2l/x4x-fix-cas-latency-detection.patch
@@ -0,0 +1,46 @@
+From 267362bd16715216e0fb7af54d60ebaeaf6250ae Mon Sep 17 00:00:00 2001
+From: Damien Zammit <damien@zamaudio.com>
+Date: Sun, 17 Jul 2016 18:26:18 +1000
+Subject: [PATCH] nb/intel/x4x: Fix CAS latency detection
+
+Fix and use the failsafe CAS detection logic rather than
+recalulating the values from raw SPDs.
+
+Tested on GA-G41M-ES2L with 2x2GB DDR2-800 DIMMs
+(which worked before and still work)
+
+Change-Id: I6af0f1705d099f7bcbff8c9baa94a68dae689e01
+Signed-off-by: Damien Zammit <damien@zamaudio.com>
+---
+
+diff --git a/src/northbridge/intel/x4x/raminit.c b/src/northbridge/intel/x4x/raminit.c
+index 5d341db..9be2cd3 100644
+--- a/src/northbridge/intel/x4x/raminit.c
++++ b/src/northbridge/intel/x4x/raminit.c
+@@ -111,10 +111,10 @@
+ 			s->dimms[i].chip_capacity = s->dimms[i].banks;
+ 			s->dimms[i].rows = s->dimms[i].spd_data[3];// - 12;
+ 			s->dimms[i].cols = s->dimms[i].spd_data[4];// - 9;
+-			s->dimms[i].cas_latencies = 0x78;
++			s->dimms[i].cas_latencies = 0x70; // 6,5,4 CL
+ 			s->dimms[i].cas_latencies &= s->dimms[i].spd_data[18];
+ 			if (s->dimms[i].cas_latencies == 0)
+-				s->dimms[i].cas_latencies = 7;
++				s->dimms[i].cas_latencies = 0x70;
+ 			s->dimms[i].tAAmin = s->dimms[i].spd_data[26];
+ 			s->dimms[i].tCKmin = s->dimms[i].spd_data[25];
+ 			s->dimms[i].width = (s->dimms[i].spd_data[13] >> 3) - 1;
+@@ -337,10 +337,10 @@
+ 		// Choose max memory frequency for MCH as previously detected
+ 		freq = (s->max_ddr2_mhz == 800) ? MEM_CLOCK_800MHz : MEM_CLOCK_667MHz;
+ 
+-		// Detect a common CAS latency
+-		commoncas = 0xff;
++		// Detect a common CAS latency (Choose from 6,5,4 CL)
++		commoncas = 0x70;
+ 		FOR_EACH_POPULATED_DIMM(s->dimms, i) {
+-			commoncas &= s->dimms[i].spd_data[18];
++			commoncas &= s->dimms[i].cas_latencies;
+ 		}
+ 		if (commoncas == 0) {
+ 			die("No common CAS among dimms\n");
diff --git a/resources/libreboot/patch/coreboot/d83b0e9ac4174cca92ac2c3b83a7e8491a9a1ff4/grub/x200_8mb/reused.list b/resources/libreboot/patch/coreboot/d83b0e9ac4174cca92ac2c3b83a7e8491a9a1ff4/grub/x200_8mb/reused.list
deleted file mode 100644
index f64e59b..0000000
--- a/resources/libreboot/patch/coreboot/d83b0e9ac4174cca92ac2c3b83a7e8491a9a1ff4/grub/x200_8mb/reused.list
+++ /dev/null
@@ -1 +0,0 @@
-/resources/libreboot/patch/coreboot/d83b0e9ac4174cca92ac2c3b83a7e8491a9a1ff4/grub/x200_8mb/0001-NOTFORMERGE-ec-lenovo-h8-wlan-trackpoint-touchpad-bl.patch
diff --git a/resources/utilities/coreboot-libre/blobs/coreboot/3a96ac44e275eca84baea513bc0802f62fe83fd3/blobs.list b/resources/utilities/coreboot-libre/blobs/coreboot/3a96ac44e275eca84baea513bc0802f62fe83fd3/blobs.list
new file mode 100644
index 0000000..a8a9a96
--- /dev/null
+++ b/resources/utilities/coreboot-libre/blobs/coreboot/3a96ac44e275eca84baea513bc0802f62fe83fd3/blobs.list
@@ -0,0 +1,52 @@
+src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch01000085.c
+src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch010000c7.c
+src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch010000c6.c
+src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch010000c8.c
+src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevD/F10MicrocodePatch010000d9.c
+src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevD/F10MicrocodePatch010000c5.c
+src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/RevE/F10MicrocodePatch010000bf.c
+src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x15/OR/F15OrMicrocodePatch06000624_Enc.c
+src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x15/OR/F15OrMicrocodePatch0600050D_Enc.c
+src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x15/OR/F15OrMicrocodePatch06000425.c
+src/vendorcode/amd/agesa/f15tn/Proc/CPU/Family/0x15/TN/F15TnMicrocodePatch0600110F_Enc.c
+src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch01000085.c
+src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch010000c7.c
+src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch010000c6.c
+src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch010000c8.c
+src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x10/RevD/F10MicrocodePatch010000c4.c
+src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x10/RevD/F10MicrocodePatch010000c5.c
+src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x10/RevE/F10MicrocodePatch010000bf.c
+src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch0500000B.c
+src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch0500001A.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch01000085.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch010000c6.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch010000c8.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x10/RevD/F10MicrocodePatch010000c4.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x10/RevD/F10MicrocodePatch010000c5.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x10/RevE/F10MicrocodePatch010000bf.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x12/F12MicrocodePatch03000002.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x12/F12MicrocodePatch0300000f.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x12/F12MicrocodePatch0300000e.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch010000c7.c
+src/vendorcode/amd/agesa/f10/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch01000085.c
+src/vendorcode/amd/agesa/f10/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch010000b6.c
+src/vendorcode/amd/agesa/f10/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch01000098.c
+src/vendorcode/amd/agesa/f10/Proc/CPU/Family/0x10/RevC/F10MicrocodePatch01000086.c
+src/vendorcode/amd/agesa/f10/Proc/CPU/Family/0x10/RevD/F10MicrocodePatch010000c4.c
+src/vendorcode/amd/agesa/f10/Proc/CPU/Family/0x10/RevD/F10MicrocodePatch010000c5.c
+src/vendorcode/amd/agesa/f16kb/Proc/CPU/Family/0x16/KB/F16KbId7001MicrocodePatch.c
+src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000029.c
+src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000119.c
+src/vendorcode/amd/agesa/f12/Proc/GNB/Nb/Family/LN/F12NbSmuFirmware.h
+src/vendorcode/amd/agesa/f14/Proc/GNB/Nb/Family/0x14/F14NbSmuFirmware.h
+src/vendorcode/amd/agesa/f16kb/Proc/GNB/Modules/GnbInitKB/GnbSmuFirmwareKB.h
+src/vendorcode/amd/agesa/f15tn/Proc/GNB/Modules/GnbInitTN/GnbSmuFirmwareTN.h
+src/vendorcode/amd/agesa/f16kb/Proc/GNB/Modules/GnbInitKB/excel925.h
+src/vendorcode/amd/agesa/f16kb/Proc/GNB/Modules/GnbInitKB/GnbSamuPatchKB.h
+src/vendorcode/amd/cimx/rd890/HotplugFirmware.h
+src/cpu/dmp/vortex86ex/dmp_kbd_fw_part1.inc
+src/vendorcode/amd/agesa/f14/Proc/GNB/PCIe/Family/0x14/F14PcieAlibSsdt.h
+src/vendorcode/amd/agesa/f12/Proc/GNB/PCIe/Family/LN/F12PcieAlibSsdt.h
+src/vendorcode/amd/agesa/f16kb/Proc/GNB/Modules/GnbInitKB/AlibSsdtKB.h
+src/vendorcode/amd/agesa/f15tn/Proc/GNB/Modules/GnbInitTN/PcieAlibSsdtTNFM2.h
+src/vendorcode/amd/agesa/f15tn/Proc/GNB/Modules/GnbInitTN/PcieAlibSsdtTNFS1.h
diff --git a/resources/utilities/coreboot-libre/blobs/coreboot/3a96ac44e275eca84baea513bc0802f62fe83fd3/nonblobs.list b/resources/utilities/coreboot-libre/blobs/coreboot/3a96ac44e275eca84baea513bc0802f62fe83fd3/nonblobs.list
new file mode 100644
index 0000000..6f67215
--- /dev/null
+++ b/resources/utilities/coreboot-libre/blobs/coreboot/3a96ac44e275eca84baea513bc0802f62fe83fd3/nonblobs.list
@@ -0,0 +1,335 @@
+payloads/libpayload/curses/PDCurses-3.4/demos/worm.c
+payloads/libpayload/curses/PDCurses-3.4/sdl1/deffont.h
+payloads/libpayload/curses/PDCurses-3.4/sdl1/deficon.h
+payloads/libpayload/curses/PDCurses-3.4/win32/pdckbd.c
+payloads/libpayload/curses/PDCurses-3.4/x11/big_icon.xbm
+payloads/libpayload/curses/PDCurses-3.4/x11/little_icon.xbm
+payloads/libpayload/curses/pdcurses-backend/pdcdisp.c
+payloads/libpayload/curses/tinycurses.c
+payloads/libpayload/drivers/keyboard.c
+payloads/libpayload/drivers/usb/usbmsc.c
+payloads/libpayload/tests/cbfs-x86-test.c
+payloads/nvramcui/payload.sh
+src/cpu/allwinner/a10/raminit.c
+src/cpu/amd/geode_gx2/Kconfig
+src/cpu/amd/geode_lx/cpureginit.c
+src/cpu/amd/geode_lx/Kconfig
+src/cpu/amd/model_10xxx/init_cpus.c
+src/cpu/amd/model_10xxx/processor_name.c
+src/cpu/amd/model_fxx/model_fxx_update_microcode.c
+src/cpu/amd/model_fxx/powernow_acpi.c
+src/cpu/intel/haswell/acpi.c
+src/cpu/intel/microcode/microcode.c
+src/cpu/intel/model_2065x/acpi.c
+src/cpu/intel/model_206ax/acpi.c
+src/cpu/Kconfig
+src/cpu/samsung/exynos5250/update-bl1.sh
+src/cpu/via/nano/update_ucode.c
+src/device/dram/spd_cache.c
+src/device/Kconfig
+src/device/oprom/yabel/interrupt.c
+src/drivers/pc80/mc146818rtc.c
+src/drivers/pc80/vga/vga_palette.c
+src/Kconfig
+src/lib/coreboot_table.c
+src/lib/jpeg.c
+src/mainboard/advansus/a785e-i/mptable.c
+src/mainboard/amd/bimini_fam10/mptable.c
+src/mainboard/amd/dinar/buildOpts.c
+src/mainboard/amd/dinar/Kconfig
+src/mainboard/amd/inagua/Kconfig
+src/mainboard/amd/olivehill/mptable.c
+src/mainboard/amd/olivehillplus/mptable.c
+src/mainboard/amd/parmer/mptable.c
+src/mainboard/amd/persimmon/Kconfig
+src/mainboard/amd/serengeti_cheetah_fam10/get_bus_conf.c
+src/mainboard/amd/south_station/Kconfig
+src/mainboard/amd/south_station/mptable.c
+src/mainboard/amd/thatcher/mptable.c
+src/mainboard/amd/torpedo/Kconfig
+src/mainboard/amd/torpedo/mptable.c
+src/mainboard/amd/union_station/Kconfig
+src/mainboard/amd/union_station/mptable.c
+src/mainboard/asrock/e350m1/mptable.c
+src/mainboard/asrock/imb-a180/mptable.c
+src/mainboard/asus/f2a85-m/mptable.c
+src/mainboard/asus/m5a88-v/mptable.c
+src/mainboard/avalue/eax-785e/mptable.c
+src/mainboard/digitallogic/adl855pc/irq_tables.c
+src/mainboard/gigabyte/ga-b75m-d3h/romstage.c
+src/mainboard/gizmosphere/gizmo2/Micron_MT41J128M16JT.spd.hex
+src/mainboard/gizmosphere/gizmo/mptable.c
+src/mainboard/google/bolt/romstage.c
+src/mainboard/google/butterfly/hda_verb.c
+src/mainboard/google/butterfly/mainboard.c
+src/mainboard/google/falco/romstage.c
+src/mainboard/google/link/hda_verb.c
+src/mainboard/google/link/i915.c
+src/mainboard/google/link/romstage.c
+src/mainboard/google/panther/lan.c
+src/mainboard/google/peach_pit/mainboard.c
+src/mainboard/google/peppy/romstage.c
+src/mainboard/google/rambi/romstage.c
+src/mainboard/google/samus/romstage.c
+src/mainboard/google/slippy/romstage.c
+src/mainboard/hp/dl165_g6_fam10/get_bus_conf.c
+src/mainboard/hp/pavilion_m6_1035dx/mptable.c
+src/mainboard/ibase/mb899/cmos.layout
+src/mainboard/ibase/mb899/superio_hwm.c
+src/mainboard/intel/minnowmax/Kconfig
+src/mainboard/intel/wtm2/i915.c
+src/mainboard/jetway/nf81-t56n-lf/Kconfig
+src/mainboard/kontron/986lcd-m/cmos.layout
+src/mainboard/kontron/986lcd-m/mainboard.c
+src/mainboard/lenovo/g505s/mptable.c
+src/mainboard/lippert/frontrunner-af/Kconfig
+src/mainboard/lippert/frontrunner-af/mptable.c
+src/mainboard/lippert/toucan-af/Kconfig
+src/mainboard/lippert/toucan-af/mptable.c
+src/mainboard/msi/ms9652_fam10/get_bus_conf.c
+src/mainboard/packardbell/ms2290/mainboard.c
+src/mainboard/samsung/lumpy/romstage.c
+src/mainboard/siemens/sitemp_g1p1/cmos.layout
+src/mainboard/supermicro/h8dmr_fam10/get_bus_conf.c
+src/mainboard/supermicro/h8qgi/buildOpts.c
+src/mainboard/supermicro/h8qme_fam10/get_bus_conf.c
+src/mainboard/supermicro/h8scm/buildOpts.c
+src/mainboard/tyan/s2912_fam10/get_bus_conf.c
+src/mainboard/tyan/s4880/irq_tables.c
+src/mainboard/tyan/s4882/irq_tables.c
+src/mainboard/tyan/s8226/buildOpts.c
+src/northbridge/amd/agesa/common/common.c
+src/northbridge/amd/amdk8/acpi.c
+src/northbridge/amd/amdk8/coherent_ht.c
+src/northbridge/amd/amdk8/raminit_test.c
+src/northbridge/amd/amdmct/mct_ddr3/mcttmrl.c
+src/northbridge/amd/amdmct/mct/mctardk3.c
+src/northbridge/amd/amdmct/mct/mctardk4.c
+src/northbridge/amd/amdmct/mct/mcttmrl.c
+src/northbridge/amd/gx2/pll_reset.c
+src/northbridge/amd/pi/00730F01/Kconfig
+src/northbridge/intel/gm45/raminit_rcomp_calibration.c
+src/northbridge/intel/gm45/raminit_read_write_training.c
+src/northbridge/intel/haswell/Kconfig
+src/northbridge/intel/haswell/raminit.c
+src/northbridge/intel/i82830/vga.c
+src/northbridge/intel/i945/raminit.c
+src/northbridge/intel/nehalem/gma.c
+src/northbridge/intel/nehalem/raminit.c
+src/northbridge/intel/sandybridge/gma.c
+src/northbridge/intel/sandybridge/Kconfig
+src/northbridge/intel/sandybridge/raminit.c
+src/northbridge/via/cx700/raminit.c
+src/northbridge/via/vx800/ide.c
+src/northbridge/via/vx800/uma_ram_setting.c
+src/northbridge/via/vx900/sata.c
+src/soc/intel/baytrail/acpi.c
+src/soc/intel/baytrail/Kconfig
+src/soc/intel/baytrail/romstage/raminit.c
+src/soc/intel/broadwell/acpi.c
+src/soc/intel/broadwell/Kconfig
+src/soc/intel/broadwell/romstage/raminit.c
+src/soc/intel/fsp_baytrail/acpi.c
+src/soc/intel/fsp_baytrail/fsp/Kconfig
+src/soc/intel/fsp_baytrail/Kconfig
+src/soc/qualcomm/ipq806x/Kconfig
+src/soc/samsung/exynos5250/clock.c
+src/soc/samsung/exynos5420/clock.c
+src/southbridge/amd/agesa/hudson/Kconfig
+src/southbridge/amd/cimx/sb800/Kconfig
+src/southbridge/intel/bd82x6x/Kconfig
+src/southbridge/intel/i82801ix/dmi_setup.c
+src/southbridge/intel/ibexpeak/Kconfig
+src/southbridge/intel/lynxpoint/Kconfig
+src/southbridge/intel/sch/Kconfig
+src/southbridge/sis/sis966/early_smbus.c
+src/southbridge/sis/sis966/ide.c
+src/southbridge/sis/sis966/sata.c
+src/southbridge/sis/sis966/usb2.c
+src/southbridge/sis/sis966/usb.c
+src/superio/via/vt1211/vt1211.c
+src/vendorcode/amd/agesa/f10/Proc/CPU/Family/0x10/cpuF10Dmi.c
+src/vendorcode/amd/agesa/f10/Proc/CPU/Family/0x10/cpuF10WheaInitDataTables.c
+src/vendorcode/amd/agesa/f10/Proc/Mem/Main/muc.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x10/cpuF10Dmi.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x10/cpuF10WheaInitDataTables.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x12/cpuF12Dmi.c
+src/vendorcode/amd/agesa/f12/Proc/CPU/Family/0x12/cpuF12WheaInitDataTables.c
+src/vendorcode/amd/agesa/f12/Proc/Fch/Hwm/Family/Hudson2/Hudson2HwmLateService.c
+src/vendorcode/amd/agesa/f12/Proc/GNB/Gfx/Family/LN/F12GfxServices.c
+src/vendorcode/amd/agesa/f12/Proc/Mem/Main/muc.c
+src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x10/cpuF10Dmi.c
+src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x10/cpuF10WheaInitDataTables.c
+src/vendorcode/amd/agesa/f14/Proc/Mem/Main/muc.c
+src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/cpuF10Dmi.c
+src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x10/cpuF10WheaInitDataTables.c
+src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x15/cpuF15WheaInitDataTables.c
+src/vendorcode/amd/agesa/f15/Proc/Mem/Main/muc.c
+src/vendorcode/amd/agesa/f15/Proc/Mem/Ps/OR/mpor3.c
+src/vendorcode/amd/agesa/f15/Proc/Mem/Tech/DDR3/mtlrdimm3.c
+src/vendorcode/amd/agesa/f15tn/Proc/CPU/Family/0x15/cpuF15WheaInitDataTables.c
+src/vendorcode/amd/agesa/f15tn/Proc/GNB/Modules/GnbInitTN/GfxIntegratedInfoTableTN.c
+src/vendorcode/amd/agesa/f15tn/Proc/GNB/Modules/GnbInitTN/GfxLibTN.c
+src/vendorcode/amd/agesa/f15tn/Proc/Mem/Main/muc.c
+src/vendorcode/amd/agesa/f15tn/Proc/Mem/Ps/TN/mptn3.c
+src/vendorcode/amd/agesa/f15tn/Proc/Mem/Tech/DDR3/mtlrdimm3.c
+src/vendorcode/amd/agesa/f16kb/Proc/CPU/Family/0x16/cpuF16WheaInitDataTables.c
+src/vendorcode/amd/agesa/f16kb/Proc/GNB/Modules/GnbGfxIntTableV3/GfxLibV3.c
+src/vendorcode/amd/agesa/f16kb/Proc/GNB/Modules/GnbInitKB/GnbF1TableKB.c
+src/vendorcode/amd/agesa/f16kb/Proc/Mem/Main/muc.c
+src/vendorcode/amd/agesa/f16kb/Proc/Mem/Ps/KB/mpkb3.c
+src/vendorcode/amd/cimx/sb800/SATA.c
+src/vendorcode/google/chromeos/build-snow
+util/amdtools/example_input/lspci-cb-48G-667MHz-18.2-20090909e
+util/amdtools/example_input/lspci-prop-48G-667MHz-18.2
+util/cbfstool/linux_trampoline.c
+util/ifdtool/ifdtool.c
+util/kconfig/zconf.hash.c_shipped
+util/kconfig/zconf.lex.c_shipped
+util/kconfig/zconf.tab.c_shipped
+util/nvramtool/accessors/layout-bin.c
+util/romcc/do_tests.sh
+util/romcc/tests/include/linux_console.h
+util/romcc/tests/linux_console.h
+util/romcc/tests/linux_test5.c
+util/romcc/tests/raminit_test6.c
+util/romcc/tests/raminit_test7.c
+util/romcc/tests/simple_test14.c
+util/romcc/tests/simple_test30.c
+util/romcc/tests/simple_test38.c
+util/romcc/tests/simple_test39.c
+util/romcc/tests/simple_test54.c
+util/romcc/tests/simple_test59.c
+util/romcc/tests/simple_test72.c
+util/romcc/tests/simple_test73.c
+util/sconfig/lex.yy.c_shipped
+util/sconfig/sconfig.tab.c_shipped
+util/superiotool/fintek.c
+util/superiotool/ite.c
+util/superiotool/smsc.c
+util/superiotool/winbond.c
+src/mainboard/google/slippy/Micron_4KTF25664HZ.spd.hex
+src/mainboard/google/falco/Micron_4KTF25664HZ.spd.hex
+src/mainboard/google/peppy/Micron_4KTF25664HZ.spd.hex
+src/mainboard/google/link/micron_4Gb_1600_1.35v_x16.spd.hex
+src/mainboard/google/rambi/spd/micron_1GiB_dimm_MT41K128M16JT-125.spd.hex
+src/mainboard/google/rambi/spd/micron_2GiB_dimm_MT41K256M16HA-125.spd.hex
+src/mainboard/google/bolt/micron_4Gb_1600_1.35v_x16.spd.hex
+src/mainboard/google/link/samsung_4Gb_1600_1.35v_x16.spd.hex
+src/mainboard/google/link/elpida_4Gb_1600_x16.spd.hex
+src/mainboard/google/slippy/Hynix_HMT425S6AFR6A.spd.hex
+src/mainboard/google/falco/Hynix_HMT425S6AFR6A.spd.hex
+src/mainboard/google/falco/Elpida_EDJ4216EFBG.spd.hex
+src/mainboard/google/rambi/spd/hynix_1GiB_dimm_H5TC2G63FFR-PBA.spd.hex
+src/mainboard/google/rambi/spd/hynix_2GiB_dimm_H5TC4G63AFR-PBA.spd.hex
+src/mainboard/google/bolt/samsung_4Gb_1600_1.35v_x16.spd.hex
+src/mainboard/google/bolt/elpida_4Gb_1600_x16.spd.hex
+src/mainboard/google/peppy/Hynix_HMT425S6AFR6A.spd.hex
+src/mainboard/google/peppy/Elpida_EDJ4216EFBG.spd.hex
+src/mainboard/google/falco/Samsung_M471B5674QH0.spd.hex
+src/mainboard/google/samus/spd/empty.spd.hex
+src/mainboard/google/samus/spd/elpida_4.spd.hex
+src/mainboard/google/samus/spd/hynix_4.spd.hex
+src/mainboard/google/samus/spd/elpida_16.spd.hex
+src/mainboard/google/samus/spd/hynix_8.spd.hex
+src/mainboard/google/samus/spd/hynix_16.spd.hex
+src/mainboard/google/samus/spd/samsung_8.spd.hex
+src/mainboard/google/samus/spd/elpida_8.spd.hex
+src/mainboard/google/samus/spd/samsung_4.spd.hex
+src/mainboard/google/auron/spd/Micron_4KTF25664HZ.spd.hex
+src/mainboard/google/auron/spd/Elpida_EDJ4216EFBG.spd.hex
+src/mainboard/google/auron/spd/Hynix_HMT425S6AFR6A.spd.hex
+src/mainboard/google/glados/spd/samsung_dimm_K4E6E304EE-EGCF.spd.hex
+src/mainboard/google/auron/spd/empty.spd.hex
+src/mainboard/google/cyan/spd/hynix_2GiB_dimm_HMT425S6CFR6A_H5TC4G63CFR.spd.hex
+src/mainboard/google/cyan/spd/samsung_2GiB_dimm_K4B4G1646Q-HYK0.spd.hex
+src/mainboard/google/cyan/spd/hynix_2GiB_dimm_H5TC4G63AFR-PBA.spd.hex
+src/mainboard/google/glados/spd/hynix_dimm_H9CCNNNBLTALAR.spd.hex
+src/mainboard/google/glados/spd/empty.spd.hex
+src/mainboard/google/glados/spd/hynix_dimm_H9CCNNN8JTBLAR.spd.hex
+src/mainboard/intel/sklrvp/spd/empty.spd.hex
+src/mainboard/intel/sklrvp/spd/rvp3.spd.hex
+src/mainboard/intel/kunimitsu/spd/empty.spd.hex
+src/mainboard/intel/kunimitsu/spd/samsung_dimm_K4E8E304EE-EGCE.spd.hex
+src/mainboard/intel/strago/spd/hynix_2GiB_dimm_HMT425S6CFR6A_H5TC4G63CFR.spd.hex
+src/mainboard/intel/strago/spd/samsung_2GiB_dimm_K4B4G1646Q-HYK0.spd.hex
+src/mainboard/intel/strago/spd/hynix_2GiB_dimm_H5TC4G63AFR-PBA.spd.hex
+src/mainboard/intel/kunimitsu/spd/hynix_dimm_H9CCNNNBLTALAR-NUD-2G-1866.spd.hex
+src/mainboard/intel/kunimitsu/spd/samsung_dimm_K4E8E304EE-EGCF-1G-1866.spd.hex
+src/mainboard/intel/kunimitsu/spd/samsung_dimm_K4E6E304EE-EGCF-2G-1866.spd.hex
+src/mainboard/intel/kunimitsu/spd/hynix_dimm_H9CCNNN8JTALAR-NUD-1G-1866.spd.hex
+src/mainboard/bap/ode_e20XX/BAP_Q7.spd.hex
+src/northbridge/intel/nehalem/raminit_tables.c
+src/northbridge/intel/sandybridge/raminit_patterns.h
+src/southbridge/nvidia/mcp55/early_setup_ss.h
+src/southbridge/nvidia/ck804/early_setup_ss.h
+src/southbridge/sis/sis966/early_setup_ss.h
+util/crossgcc/patches/binutils-2.25_riscv.patch
+src/southbridge/amd/pi/hudson/Kconfig
+src/drivers/xgi/common/vb_setmode.c
+src/drivers/xgi/common/vb_table.h
+src/drivers/xgi/common/XGI_main.h
+src/mainboard/siemens/mc_tcu3/romstage.c
+src/mainboard/siemens/mc_tcu3/lcd_panel.c
+src/mainboard/siemens/mc_tcu3/modhwinfo.c
+src/mainboard/pcengines/apu1/Kconfig
+src/mainboard/asus/kfsn4-dre/get_bus_conf.c
+src/mainboard/google/samus/spd/spd.c
+src/mainboard/hp/abm/mptable.c
+src/northbridge/amd/pi/00630F01/Kconfig
+src/cpu/amd/microcode/microcode.c
+src/lib/tlcl_structures.h
+util/rockchip/make_idb.py
+util/autoport/readme.md
+util/bimgtool/bimgtool.c
+util/cbfstool/fmd_parser.c_shipped
+util/cbfstool/fmd_scanner.c_shipped
+Documentation/CorebootBuildingGuide.tex
+Documentation/hypertransport.svg
+Documentation/codeflow.svg
+src/soc/broadcom/cygnus/ddr_init.c
+src/soc/broadcom/cygnus/ddr_init_table.c
+src/soc/qualcomm/ipq806x/lcc.c
+src/soc/intel/braswell/acpi.c
+src/soc/intel/braswell/Kconfig
+src/vendorcode/amd/pi/Kconfig
+src/drivers/intel/fsp1_1/Kconfig
+src/drivers/intel/fsp1_1/fsp_gop.c
+src/drivers/i2c/ww_ring/ww_ring_programs.c
+src/mainboard/google/auron/spd/spd.c
+src/mainboard/google/jecht/lan.c
+src/mainboard/gigabyte/ga-b75m-d3v/romstage.c
+src/mainboard/amd/lamar/Kconfig
+payloads/external/GRUB2/Kconfig
+payloads/external/FILO/Kconfig
+payloads/external/SeaBIOS/Kconfig
+src/soc/intel/common/fsp_ramstage.c
+src/soc/intel/skylake/Kconfig
+src/soc/intel/braswell/gpio.c
+src/soc/nvidia/tegra210/Kconfig
+src/soc/nvidia/tegra210/mtc.c
+src/southbridge/intel/common/firmware/Kconfig
+src/mainboard/google/cyan/spd/spd.c
+src/mainboard/google/cyan/Kconfig
+src/mainboard/google/glados/spd/spd.c
+src/mainboard/intel/sklrvp/spd/spd.c
+src/mainboard/intel/kunimitsu/spd/spd.c
+src/mainboard/intel/strago/spd/spd.c
+src/mainboard/intel/strago/Kconfig
+src/mainboard/amd/bettong/mptable.c
+src/northbridge/amd/pi/00660F01/Kconfig
+util/crossgcc/patches/gcc-5.2.0_riscv.patch
+util/xcompile/xcompile
+src/northbridge/intel/sandybridge/raminit_mrc.c
+src/northbridge/intel/fsp_rangeley/fsp/Kconfig
+src/drivers/intel/fsp1_1/car.c
+src/mainboard/intel/mohonpeak/Kconfig
+src/mainboard/apple/macbookair4_2/early_southbridge.c
+src/cpu/intel/fsp_model_406dx/acpi.c
+src/northbridge/intel/fsp_sandybridge/fsp/Kconfig
+src/drivers/aspeed/common/ast_dram_tables.h
+src/drivers/aspeed/common/ast_tables.h
+src/mainboard/intel/cougar_canyon2/Kconfig
+src/cpu/amd/family_10h-family_15h/processor_name.c
+src/cpu/amd/family_10h-family_15h/init_cpus.c
+src/cpu/intel/fsp_model_206ax/acpi.c
diff --git a/resources/utilities/coreboot-libre/blobs/coreboot/3a96ac44e275eca84baea513bc0802f62fe83fd3/nonblobs_notes b/resources/utilities/coreboot-libre/blobs/coreboot/3a96ac44e275eca84baea513bc0802f62fe83fd3/nonblobs_notes
new file mode 100644
index 0000000..551da4a
--- /dev/null
+++ b/resources/utilities/coreboot-libre/blobs/coreboot/3a96ac44e275eca84baea513bc0802f62fe83fd3/nonblobs_notes
@@ -0,0 +1,15 @@
+.spd.hex files - serial presence detect. These are not blobs
+see JEDEC standard or https://en.wikipedia.org/wiki/Serial_presence_detect
+These are added to the nonblobs file
+
+src/northbridge/intel/nehalem/raminit_tables.c"
+src/northbridge/intel/sandybridge/raminit_patterns.h
+These are used by native raminit for the relevant platforms, and are not blobs
+
+"src/southbridge/nvidia/mcp55/early_setup_ss.h" \
+"src/southbridge/nvidia/ck804/early_setup_ss.h" \
+"src/southbridge/sis/sis966/early_setup_ss.h"
+not blobs
+
+The text in this file is CC-BY-SA 4.0 or higher. All contributions to it must
+be made under the same license.