summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorPatrick McDermott <patrick.mcdermott@libiquity.com>2019-10-21 01:41:51 (EDT)
committer Patrick McDermott <patrick.mcdermott@libiquity.com>2019-10-21 01:41:51 (EDT)
commit610e735f25e7c2cb71b9e2cbf4168c424d800607 (patch)
tree1ab8af4afd773ffca130b3e8ac2aac24582dda13
parentf2e6467d683435dc15c7ba6c241e9fd06e323888 (diff)
downloadslic3r-610e735f25e7c2cb71b9e2cbf4168c424d800607.zip
slic3r-610e735f25e7c2cb71b9e2cbf4168c424d800607.tar.gz
slic3r-610e735f25e7c2cb71b9e2cbf4168c424d800607.tar.bz2
PCIe MC Bracket: Slow bridges to 20 mm/s
-rw-r--r--.Slic3r/print/PCIe MC Bracket.ini4
1 files changed, 2 insertions, 2 deletions
diff --git a/.Slic3r/print/PCIe MC Bracket.ini b/.Slic3r/print/PCIe MC Bracket.ini
index e0319b7..b1cf950 100644
--- a/.Slic3r/print/PCIe MC Bracket.ini
+++ b/.Slic3r/print/PCIe MC Bracket.ini
@@ -1,9 +1,9 @@
-# generated by Slic3r 1.2.9 on Mon Oct 21 00:48:48 2019
+# generated by Slic3r 1.2.9 on Mon Oct 21 01:41:42 2019
avoid_crossing_perimeters = 0
bottom_solid_layers = 2
bridge_acceleration = 0
bridge_flow_ratio = 1
-bridge_speed = 40
+bridge_speed = 20
brim_width = 0
complete_objects = 0
default_acceleration = 0