1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
|
/*
* ich9desc.c
*
* Copyright (C) 2014 Steve Shenton <sgsit@libreboot.org>
* Francis Rowe <info@gluglug.org.uk>
*
* This program is free software: you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
struct FLVALSIG{
unsigned int signature;
};
struct FLMAP0 {
unsigned char FCBA : 8;
unsigned char NC : 2;
unsigned char : 6;
unsigned char FRBA : 8;
unsigned char NR : 3;
unsigned char : 5;
};
struct FLMAP1 {
unsigned char FMBA : 8;
unsigned char NM : 3;
unsigned char : 5;
unsigned char FISBA : 8;
unsigned char ISL : 8;
};
struct FLMAP2 {
unsigned char FMSBA : 8;
unsigned char MSL : 8;
unsigned short : 16;
};
struct FLMAPS {
struct FLMAP0 flMap0;
struct FLMAP1 flMap1;
struct FLMAP2 flMap2;
};
struct FLCOMP {
unsigned char component1Density : 3;
unsigned char component2Density : 3;
unsigned char : 2;
unsigned char : 8;
unsigned char : 1;
unsigned char readClockFrequency : 3;
unsigned char fastReadSupport : 1;
unsigned char fastreadClockFrequency : 3;
unsigned char writeEraseClockFrequency : 3;
unsigned char readStatusClockFrequency : 3;
unsigned char : 2;
};
struct COMPONENTSECTIONRECORD {
struct FLCOMP flcomp;
unsigned int flill;
unsigned int flpb;
unsigned char padding[36];
};
struct FLREG {
unsigned short BASE : 13;
unsigned short : 3;
unsigned short LIMIT : 13;
unsigned short : 3;
};
struct REGIONSECTIONRECORD {
struct FLREG flReg0; // Descriptor
struct FLREG flReg1; // BIOS
struct FLREG flReg2; // ME
struct FLREG flReg3; // Gbe
struct FLREG flReg4; // Platform
unsigned char padding[12];
};
struct FLMSTR {
unsigned short requesterId : 16;
unsigned char fdRegionReadAccess : 1;
unsigned char biosRegionReadAccess : 1;
unsigned char meRegionReadAccess : 1;
unsigned char gbeRegionReadAccess : 1;
unsigned char pdRegionReadAccess : 1;
unsigned char reserved1 : 3;
unsigned char fdRegionWriteAccess : 1;
unsigned char biosRegionWriteAccess : 1;
unsigned char meRegionWriteAccess : 1;
unsigned char gbeRegionWriteAccess : 1;
unsigned char pdRegionWriteAccess : 1;
unsigned char reserved2 : 3;
};
struct MASTERACCESSSECTIONRECORD {
struct FLMSTR flMstr1;
struct FLMSTR flMstr2;
struct FLMSTR flMstr3;
unsigned char padding[148];
};
struct ICHSTRAP0 {
// todo: add MeSmBus2Sel (boring setting)
unsigned char meDisable : 1; // If true, ME is disabled.
unsigned char : 6;
unsigned char tcoMode : 1; // TCO Mode: (Legacy,TCO Mode) The TCO Mode, along with the BMCMODE strap, determines the behavior of the IAMT SmBus controller.
unsigned char smBusAddress : 7; // The ME SmBus 7-bit address.
unsigned char bmcMode : 1; // BMC mode: If true, device is in BMC mode. If Intel(R) AMT or ASF using Intel integrated LAN then this should be false.
unsigned char tripPointSelect : 1; // Trip Point Select: false the NJCLK input buffer is matched to 3.3v signal from the external PHY device, true is matched to 1.8v.
unsigned char : 2;
unsigned char integratedGbe : 1; // Integrated GbE or PCI Express select: (PCI Express,,Integrated GbE) Defines what PCIe Port 6 is used for.
unsigned char lanPhy : 1; // LANPHYPC_GP12_SEL: Set to 0 for GP12 to be used as GPIO (General Purpose Input/Output), or 1 for GP12 to be used for native mode as LAN_PHYPC for 82566 LCD device
unsigned char : 3;
unsigned char dmiRequesterId : 1; // DMI requestor ID security check disable: The primary purpose of this strap is to support server environments with multiple CPUs that each have a different RequesterID that can access the Flash.
unsigned char smBus2Address : 7; // The ME SmBus 2 7-bit address.
};
struct ICHSTRAP1 {
unsigned char northMlink : 1; // North MLink Dynamic Clock Gate Disable : Sets the default value for the South MLink Dynamic Clock Gate Enable registers.
unsigned char southMlink : 1; // South MLink Dynamic Clock Gate Enable : Sets the default value for the South MLink Dynamic Clock Gate Enable registers.
unsigned char meSmbus : 1; // ME SmBus Dynamic Clock Gate Enable : Sets the default value for the ME SMBus Dynamic Clock Gate Enable for both the ME SmBus controllers.
unsigned char sstDynamic : 1; // SST Dynamic Clock Gate Enable : Sets the default value for the SST Clock Gate Enable registers.
unsigned char : 4;
unsigned char northMlink2 : 1; // North MLink 2 Non-Posted Enable : 'true':North MLink supports two downstream non-posted requests. 'false':North MLink supports one downstream non-posted requests.
unsigned char : 7;
unsigned short : 16;
};
struct ICHSTRAPSRECORD {
struct ICHSTRAP0 ichStrap0;
struct ICHSTRAP1 ichStrap1;
unsigned char padding[248];
};
struct MCHSTRAP0 {
unsigned char meDisable : 1; // If true, ME is disabled.
unsigned char meBootFromFlash : 1; // ME boot from Flash - guessed location
unsigned char tpmDisable : 1; // iTPM Disable : When set true, iTPM Host Interface is disabled. When set false (default), iTPM is enabled.
unsigned char : 3;
unsigned char spiFingerprint : 1; // SPI Fingerprint Sensor Present: Indicates if an SPI Fingerprint sensor is present at CS#1.
unsigned char meAlternateDisable : 1; // ME Alternate Disable: Setting this bit allows ME to perform critical chipset functions but prevents loading of any ME FW applications.
unsigned char : 8;
unsigned short : 16;
};
struct MCHSTRAPSRECORD {
struct MCHSTRAP0 mchStrap0;
unsigned char padding[3292];
};
struct MEVSCCTABLERECORD {
unsigned int jid0;
unsigned int vscc0;
unsigned int jid1;
unsigned int vscc1;
unsigned int jid2;
unsigned int vscc2;
unsigned char padding[4];
};
struct DESCRIPTORMAP2RECORD {
unsigned char meVsccTableBaseAddress : 8;
unsigned char meVsccTableLength : 8;
unsigned short : 16;
};
struct OEMSECTIONRECORD {
unsigned char magicString[8];
unsigned char padding[248];
};
struct DESCRIPTORREGIONRECORD {
struct FLVALSIG flValSig;
struct FLMAPS flMaps;
struct COMPONENTSECTIONRECORD componentSection;
struct REGIONSECTIONRECORD regionSection;
struct MASTERACCESSSECTIONRECORD masterAccessSection;
struct ICHSTRAPSRECORD ichStraps;
struct MCHSTRAPSRECORD mchStraps;
struct MEVSCCTABLERECORD meVsccTable;
struct DESCRIPTORMAP2RECORD descriptor2Map;
struct OEMSECTIONRECORD oemSection;
};
|
