blob: aed4b9dac45b2852344c9cd770039a11eee17a65 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
From 60a55771f802ef5c3fa3b080e7d130ca24acab45 Mon Sep 17 00:00:00 2001
From: Timothy Pearson <tpearson@raptorengineeringinc.com>
Date: Thu, 4 Jun 2015 00:07:05 -0500
Subject: [PATCH 042/143] cpu/amd/car: Initialize entire CAR space instead of
only half
Change-Id: If2b6c875e523f595e662d5d62322c3c3f96ccb4a
Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
---
src/cpu/amd/car/cache_as_ram.inc | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/src/cpu/amd/car/cache_as_ram.inc b/src/cpu/amd/car/cache_as_ram.inc
index 4ccde3f..9edc41f 100644
--- a/src/cpu/amd/car/cache_as_ram.inc
+++ b/src/cpu/amd/car/cache_as_ram.inc
@@ -460,12 +460,12 @@ fam10_end_part1:
/* Read the range with lodsl. */
cld
movl $CacheBase, %esi
- movl $(CacheSize >> 2), %ecx
+ movl $CacheSize, %ecx
rep lodsl
/* Clear the range. */
movl $CacheBase, %edi
- movl $(CacheSize >> 2), %ecx
+ movl $CacheSize, %ecx
xorl %eax, %eax
rep stosl
--
1.7.9.5
|
