| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
This introduces Libreboot support for the Asus Chromebook C201 (codename
veyron_speedy). At this point, this produces a standalone Libreboot image that
can be flashed to the RO Coreboot partition of the SPI flash, as well as the
Libreboot version that can be flash to the RO Firmware ID partition.
Libreboot on the Chromebook C201 uses the depthcharge bootloader, modified to
display text messages instead of ChromeOS bitmaps (that encourage the use of
ChromeOS).
For convenience, an installation script, chromebook-flash-replace, is provided
along with a description of the flash layout, to ease the replacement of the
Coreboot and RO Firmware ID partitions on the full SPI flash image.
Signed-off-by: Paul Kocialkowski <contact@paulk.fr>
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
More microcode blobs were deleted upstream, which are therefore no
longer deleted by coreboot-libre.
util/broadcom/secimage/misc.c is not a blob.
Some non-blobs were deleted upstream, which are therefore no
longer listed in libreboot's nonblobs list.
New non-blobs were found, added to the nonblobs list.
vboot submodule was added, since there are parts of it that
cbfstool needs. This submodule is now deblobbed by libreboot.
|
| |
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
The ich9deblob and ich9gen utilities were modified, so that they
support reading and/or writing descriptor images where the GbE
region is not defined. These utilities were also re-factored
and tidied up a bit.
A quick was noticed during the course of this work, in that
Compenent 1 Density was being set to 8MiB constantly, even
on systems with 4MiB flash chips. Component 2 Density was
set statically to 2MiB. ich9gen now sets both to 4MiB or 8MiB,
depending on whether building the descriptor for a 4MiB or
8MiB ROM image.
There are still some ACPI bugs (see docs/hcl/r500.html), which
will have to be fixed upstream. TODO: get hw reg dumps from
a factory R500, and compare with the X200 or T400 dumps.
|
| |
|
| |
|
| |
|
|
|
|
|
| |
Resetting to those commits already implies that they are correct,
because git already does integrity checking.
|
| |
|
|
|
|
|
| |
Conflicts:
resources/utilities/grub-assemble/gen.sh
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
| |
It was annoying me.
|
|
|
|
| |
Video initialization won't work without it.
|
| |
|
| |
|
|
|
|
| |
vesamenu.c32 patch removed (merged upstream)
|
|
|
|
|
|
|
|
|
|
| |
The patch for only requiring cmake for clang users was merged.
This patch is important, because libreboot doesn't want to use
clang, and doesn't want any dependences that it relies on which
it doesn't need.
Also, this and the other recent update re-add support for ACPI
brightness methods on the Thinkpad X60 and T60.
|
|
|
|
|
|
|
|
|
|
|
|
| |
Rebase all patches. Remove the ones that are no longer needed.
More CPU microcode updates were moved to coreboot's 3rdparty
repository, so there are less blobs for libreboot to delete
now (because the 3rdparty repository is not checked out in
libreboot).
Correct HDA verbs used for T400 (also R400, T500) (patch is in
coreboot, merged).
|
| |
|
|
|
|
|
| |
Libreboot doesn't even checkout this submodule in coreboot, so
this change is quite redundant. However, it can't hurt.
|
| |
|
| |
|
|
|
|
|
| |
Based on the style used for the script in
resources/scripts/helpers/build/release/
|
|
|
|
| |
It saved only a few MiB, and makes maintenance a pain in the ass.
|
| |
|
|
|
|
| |
Released on May 18th, 2015.
|
| |
|
|
|
|
|
|
| |
Rebase the patch to purge unwanted flash chip definitions.
Remove the X200 whitelist patch (merged upstream).
Add a patch to enable X200 Tablet and X200S whitelist.
|
| |
|
| |
|
|
|
|
|
|
|
| |
Solves the problem where coreboot.org down down makes
libreboot.git useless. Now if coreboot.org goes down,
you can just use a backup coreboot repository and then
run the script.
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Also add power_on_after_fail to X200 and others (prevents the bug
where the system would boot when connecting the AC adapter)
(option in menuconfig to use CMOS/nvram settings is now enabled)
Also NetDCDC is now the default USB debug dongle used (compatible
with the BBB rev C).
Add two new methods for managing coreboot configs:
./build config corebootreplace
./build config corebootmodify
|
| |
|
| |
|
| |
|
| |
|
| |
|