diff options
Diffstat (limited to 'resources/libreboot/patch/coreboot/33fb4cf0ffb01be8bcb6b488872c87eb50e7d77f/grub/kgpe-d16/0058-southbridge-amd-sr5650-Fix-GPP3a-link-training-in-hi.patch')
| -rw-r--r-- | resources/libreboot/patch/coreboot/33fb4cf0ffb01be8bcb6b488872c87eb50e7d77f/grub/kgpe-d16/0058-southbridge-amd-sr5650-Fix-GPP3a-link-training-in-hi.patch | 85 |
1 files changed, 0 insertions, 85 deletions
diff --git a/resources/libreboot/patch/coreboot/33fb4cf0ffb01be8bcb6b488872c87eb50e7d77f/grub/kgpe-d16/0058-southbridge-amd-sr5650-Fix-GPP3a-link-training-in-hi.patch b/resources/libreboot/patch/coreboot/33fb4cf0ffb01be8bcb6b488872c87eb50e7d77f/grub/kgpe-d16/0058-southbridge-amd-sr5650-Fix-GPP3a-link-training-in-hi.patch deleted file mode 100644 index dd284cf..0000000 --- a/resources/libreboot/patch/coreboot/33fb4cf0ffb01be8bcb6b488872c87eb50e7d77f/grub/kgpe-d16/0058-southbridge-amd-sr5650-Fix-GPP3a-link-training-in-hi.patch +++ /dev/null @@ -1,85 +0,0 @@ -From 2b66ecd9eefad11d8f3456784208804f29e53b0b Mon Sep 17 00:00:00 2001 -From: Timothy Pearson <tpearson@raptorengineeringinc.com> -Date: Fri, 12 Jun 2015 19:43:38 -0500 -Subject: [PATCH 058/143] southbridge/amd/sr5650: Fix GPP3a link training in - higher width modes - -Change-Id: I7503ae42eb8bc91411413ef2cc7e7a723df7091a -Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> ---- - src/southbridge/amd/sr5650/pcie.c | 51 ++++++++++++++++++++++++++++++++++--- - 1 file changed, 47 insertions(+), 4 deletions(-) - -diff --git a/src/southbridge/amd/sr5650/pcie.c b/src/southbridge/amd/sr5650/pcie.c -index d306b5a..79f2a5f 100644 ---- a/src/southbridge/amd/sr5650/pcie.c -+++ b/src/southbridge/amd/sr5650/pcie.c -@@ -249,7 +249,7 @@ static void switching_gpp3a_configurations(device_t nb_dev, device_t sb_dev) - reg |= 0xFF0BAA0; - break; - default: /* shouldn't be here. */ -- printk(BIOS_DEBUG, "Warning:gpp3a_configuration is not correct. Check you devicetree.cb\n"); -+ printk(BIOS_DEBUG, "Warning:gpp3a_configuration is not correct. Check your devicetree.cb\n"); - break; - } - nbmisc_write_index(nb_dev, 0x26, reg); -@@ -722,10 +722,53 @@ void sr5650_gpp_sb_init(device_t nb_dev, device_t dev, u32 port) - - /* check port enable */ - if (cfg->port_enable & (1 << port)) { -- PcieReleasePortTraining(nb_dev, dev, port); -+ uint32_t hw_port = port; -+ switch (cfg->gpp3a_configuration) { -+ case 0x1: /* 4:2:0:0:0:0 */ -+ if (hw_port == 9) -+ hw_port = 4 + 1; -+ break; -+ case 0x2: /* 4:1:1:0:0:0 */ -+ if (hw_port == 9) -+ hw_port = 4 + 1; -+ else if (hw_port == 10) -+ hw_port = 4 + 2; -+ break; -+ case 0xc: /* 2:2:2:0:0:0 */ -+ if (hw_port == 6) -+ hw_port = 4 + 1; -+ else if (hw_port == 9) -+ hw_port = 4 + 2; -+ break; -+ case 0xa: /* 2:2:1:1:0:0 */ -+ if (hw_port == 6) -+ hw_port = 4 + 1; -+ else if (hw_port == 9) -+ hw_port = 4 + 2; -+ else if (hw_port == 10) -+ hw_port = 4 + 3; -+ break; -+ case 0x4: /* 2:1:1:1:1:0 */ -+ if (hw_port == 6) -+ hw_port = 4 + 1; -+ else if (hw_port == 7) -+ hw_port = 4 + 2; -+ else if (hw_port == 9) -+ hw_port = 4 + 3; -+ else if (hw_port == 10) -+ hw_port = 4 + 4; -+ break; -+ case 0xb: /* 1:1:1:1:1:1 */ -+ break; -+ default: /* shouldn't be here. */ -+ printk(BIOS_WARNING, "invalid gpp3a_configuration\n"); -+ return; -+ } -+ PcieReleasePortTraining(nb_dev, dev, hw_port); - if (!(AtiPcieCfg.Config & PCIE_GPP_COMPLIANCE)) { -- u8 res = PcieTrainPort(nb_dev, dev, port); -- printk(BIOS_DEBUG, "PcieTrainPort port=0x%x result=%d\n", port, res); -+ u8 res = PcieTrainPort(nb_dev, dev, hw_port); -+ printk(BIOS_DEBUG, "PcieTrainPort port=0x%x hw_port=0x%x result=%d\n", -+ port, hw_port, res); - if (res) { - AtiPcieCfg.PortDetect |= 1 << port; - } else { --- -1.7.9.5 - |