summaryrefslogtreecommitdiffstats
path: root/resources/libreboot/patch/kgpe-d16/0054-northbridge-amd-amdfam10-Add-ability-to-set-maximum-.patch
diff options
context:
space:
mode:
authorFrancis Rowe <info@gluglug.org.uk>2015-10-18 19:12:53 (EDT)
committer Francis Rowe <info@gluglug.org.uk>2015-10-18 21:32:36 (EDT)
commit0622df6194dbb1b2120743c0fd1cc5e72c380128 (patch)
tree4c858b8c5667fe001a9907ae0578b4ec28a8f513 /resources/libreboot/patch/kgpe-d16/0054-northbridge-amd-amdfam10-Add-ability-to-set-maximum-.patch
parent5999dba5f71f1c05040a551d2420ab8c7f3a9da4 (diff)
downloadlibreboot-0622df6194dbb1b2120743c0fd1cc5e72c380128.zip
libreboot-0622df6194dbb1b2120743c0fd1cc5e72c380128.tar.gz
libreboot-0622df6194dbb1b2120743c0fd1cc5e72c380128.tar.bz2
KGPE-D16: update patch set (also update coreboot and vboot)
Also contains other fixes from coreboot, like: * 551cff0 Derive lvds_dual_channel from EDID timings. ^ makes single/dual channel LVDS selection on GM45 automatic * 26fc544 lenovo/t60: Enable native intel gfx init. ^ was being maintained in libreboot, now upstreamed so not needed Framebuffer mode was disabled for the KGPE-D16, because only text-mode works at the moment.
Diffstat (limited to 'resources/libreboot/patch/kgpe-d16/0054-northbridge-amd-amdfam10-Add-ability-to-set-maximum-.patch')
-rw-r--r--resources/libreboot/patch/kgpe-d16/0054-northbridge-amd-amdfam10-Add-ability-to-set-maximum-.patch90
1 files changed, 0 insertions, 90 deletions
diff --git a/resources/libreboot/patch/kgpe-d16/0054-northbridge-amd-amdfam10-Add-ability-to-set-maximum-.patch b/resources/libreboot/patch/kgpe-d16/0054-northbridge-amd-amdfam10-Add-ability-to-set-maximum-.patch
deleted file mode 100644
index 09aa956..0000000
--- a/resources/libreboot/patch/kgpe-d16/0054-northbridge-amd-amdfam10-Add-ability-to-set-maximum-.patch
+++ /dev/null
@@ -1,90 +0,0 @@
-From 9e4833cba06cfb3b771f2d6472996534abb082fd Mon Sep 17 00:00:00 2001
-From: Timothy Pearson <kb9vqf@pearsoncomputing.net>
-Date: Wed, 10 Jun 2015 00:35:05 -0500
-Subject: [PATCH 054/146] northbridge/amd/amdfam10: Add ability to set maximum
- P-state limit
-
----
- src/mainboard/asus/kgpe-d16/cmos.default | 1 +
- src/mainboard/asus/kgpe-d16/cmos.layout | 3 ++-
- src/northbridge/amd/amdfam10/misc_control.c | 25 +++++++++++++++++++++----
- 3 files changed, 24 insertions(+), 5 deletions(-)
-
-diff --git a/src/mainboard/asus/kgpe-d16/cmos.default b/src/mainboard/asus/kgpe-d16/cmos.default
-index 5bfaadd..a52b7fa 100644
---- a/src/mainboard/asus/kgpe-d16/cmos.default
-+++ b/src/mainboard/asus/kgpe-d16/cmos.default
-@@ -17,6 +17,7 @@ interleave_memory_channels = Enable
- cpu_c_states = Enable
- cpu_cc6_state = Enable
- sata_ahci_mode = Enable
-+maximum_p_state_limit = 0xf
- ieee1394 = Enable
- power_on_after_fail = On
- boot_option = Fallback
-diff --git a/src/mainboard/asus/kgpe-d16/cmos.layout b/src/mainboard/asus/kgpe-d16/cmos.layout
-index 247fd7b..307bddc 100644
---- a/src/mainboard/asus/kgpe-d16/cmos.layout
-+++ b/src/mainboard/asus/kgpe-d16/cmos.layout
-@@ -46,7 +46,8 @@ entries
- 465 1 e 1 cpu_c_states
- 466 1 e 1 cpu_cc6_state
- 467 1 e 1 sata_ahci_mode
--468 1 r 0 allow_spd_nvram_cache_restore
-+468 4 h 0 maximum_p_state_limit
-+473 1 r 0 allow_spd_nvram_cache_restore
- 477 1 e 1 ieee1394
- 728 256 h 0 user_data
- 984 16 h 0 check_sum
-diff --git a/src/northbridge/amd/amdfam10/misc_control.c b/src/northbridge/amd/amdfam10/misc_control.c
-index 8777e8f..1057ac1 100644
---- a/src/northbridge/amd/amdfam10/misc_control.c
-+++ b/src/northbridge/amd/amdfam10/misc_control.c
-@@ -32,6 +32,7 @@
- #include <device/pci_ids.h>
- #include <device/pci_ops.h>
- #include <pc80/mc146818rtc.h>
-+#include <option.h>
- #include <lib.h>
- #include <cpu/amd/model_10xxx_rev.h>
-
-@@ -124,16 +125,32 @@ static void mcf3_set_resources(device_t dev)
-
- static void misc_control_init(struct device *dev)
- {
-- u32 cmd;
-+ uint32_t dword;
-+ uint8_t nvram;
-+ uint8_t boost_limit;
-+ uint8_t current_boost;
-
- printk(BIOS_DEBUG, "NB: Function 3 Misc Control.. ");
-
- /* Disable Machine checks from Invalid Locations.
- * This is needed for PC backwards compatibility.
- */
-- cmd = pci_read_config32(dev, 0x44);
-- cmd |= (1<<6) | (1<<25);
-- pci_write_config32(dev, 0x44, cmd );
-+ dword = pci_read_config32(dev, 0x44);
-+ dword |= (1<<6) | (1<<25);
-+ pci_write_config32(dev, 0x44, dword);
-+
-+ boost_limit = 0xf;
-+ if (get_option(&nvram, "maximum_p_state_limit") == CB_SUCCESS)
-+ boost_limit = nvram & 0xf;
-+
-+ /* Set P-state maximum value */
-+ dword = pci_read_config32(dev, 0xdc);
-+ current_boost = (dword >> 8) & 0x7;
-+ if (boost_limit > current_boost)
-+ boost_limit = current_boost;
-+ dword &= ~(0x7 << 8);
-+ dword |= (boost_limit & 0x7) << 8;
-+ pci_write_config32(dev, 0xdc, dword);
-
- printk(BIOS_DEBUG, "done.\n");
- }
---
-1.7.9.5
-